OpenCores
URL https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk

Subversion Repositories sdhc-sc-core

[/] [sdhc-sc-core/] [trunk/] [src/] [grpSd/] [unitSdController/] [src/] - Rev 178

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
170 License rewritten to BSD rkastl 4923d 17h /sdhc-sc-core/trunk/src/grpSd/unitSdController/src/
167 Read+Modify+Write works on HW

+ Fixed CRC status token (not mentioned in simplified spec)
+ Improved TestWbMaster to RMW		 rkastl 4923d 17h /sdhc-sc-core/trunk/src/grpSd/unitSdController/src/
165 Only use synchronous high active reset in SDHC-SC-Core. rkastl 4923d 17h /sdhc-sc-core/trunk/src/grpSd/unitSdController/src/
164 Headers updated (LGPL, consistent format) rkastl 4923d 17h /sdhc-sc-core/trunk/src/grpSd/unitSdController/src/
157 Verification:
Testcase with Reads works but Verification not completly
implemented.		 rkastl 4923d 17h /sdhc-sc-core/trunk/src/grpSd/unitSdController/src/
150 Testbed:
+ Simulation made possible
+ Write works
- Sometimes the alignment in the block is not right		 rkastl 4923d 18h /sdhc-sc-core/trunk/src/grpSd/unitSdController/src/
147 Sd-Core:
+ Added checking of Busy signal after write		 rkastl 4923d 18h /sdhc-sc-core/trunk/src/grpSd/unitSdController/src/
126 Read and Write works in simulation, needs verification.
Synthesis works the same like before.		 rkastl 4923d 18h /sdhc-sc-core/trunk/src/grpSd/unitSdController/src/
125 Write works in simulation rkastl 4923d 18h /sdhc-sc-core/trunk/src/grpSd/unitSdController/src/
124 Write: SdClk is disabled, if no data is available. rkastl 4923d 18h /sdhc-sc-core/trunk/src/grpSd/unitSdController/src/
123 Write: Must be able to halt SdClk, rest is done. rkastl 4923d 18h /sdhc-sc-core/trunk/src/grpSd/unitSdController/src/
122 SdController: Initial read support rkastl 4923d 21h /sdhc-sc-core/trunk/src/grpSd/unitSdController/src/
121 SdWbSlave inserted into SdTop. SdController does not use it yet. rkastl 4923d 21h /sdhc-sc-core/trunk/src/grpSd/unitSdController/src/
113 Read with single block works on cards, but not in simulation. SdData.sv
sends data with one "XXXX" cycle right before the crc.		 rkastl 4923d 21h /sdhc-sc-core/trunk/src/grpSd/unitSdController/src/
112 Save wide mode with out gHighSpeedMode = true rkastl 4923d 21h /sdhc-sc-core/trunk/src/grpSd/unitSdController/src/
111 Sclk moved to neg. edge -> setup and hold times for fast mode are easier
to reach. (only micro sd does not work in fast mode).		 rkastl 4923d 21h /sdhc-sc-core/trunk/src/grpSd/unitSdController/src/
110 All except microsd work in highspeed mode. rkastl 4923d 21h /sdhc-sc-core/trunk/src/grpSd/unitSdController/src/
109 Added a data ram. rkastl 4923d 21h /sdhc-sc-core/trunk/src/grpSd/unitSdController/src/
108 Added a ram to the testbed rkastl 4923d 21h /sdhc-sc-core/trunk/src/grpSd/unitSdController/src/
106 Fixes #29: All cards respond, but they do not all work. rkastl 4923d 21h /sdhc-sc-core/trunk/src/grpSd/unitSdController/src/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.