OpenCores
URL https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk

Subversion Repositories sdhc-sc-core

[/] [sdhc-sc-core/] [trunk/] [src/] [grpSd/] [unitSdVerificationTestbench/] [src/] - Rev 158

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
158 Verification:
Work on Checking
Functional coverage		 rkastl 4998d 23h /sdhc-sc-core/trunk/src/grpSd/unitSdVerificationTestbench/src/
157 Verification:
Testcase with Reads works but Verification not completly
implemented.		 rkastl 4998d 23h /sdhc-sc-core/trunk/src/grpSd/unitSdVerificationTestbench/src/
156 SdVerification:
+ Split a SdCoreTransaction into multiple WbTransactions: Proof
of Concept with a ReadSingleBlock-Transaction
+ Finish after certain amount of time and present simulation
result		 rkastl 4998d 23h /sdhc-sc-core/trunk/src/grpSd/unitSdVerificationTestbench/src/
153 SdVerification:
further development, not done by far		 rkastl 4998d 23h /sdhc-sc-core/trunk/src/grpSd/unitSdVerificationTestbench/src/
151 Verification:
+ redesign: not functional yet		 rkastl 4999d 00h /sdhc-sc-core/trunk/src/grpSd/unitSdVerificationTestbench/src/
150 Testbed:
+ Simulation made possible
+ Write works
- Sometimes the alignment in the block is not right		 rkastl 4999d 00h /sdhc-sc-core/trunk/src/grpSd/unitSdVerificationTestbench/src/
148 SdVerification:
+ CardModel: Execution thread which starts initialization and
then receives token and parses them.

TbdSd:
+ Added SdWbSdSynchronization.		 rkastl 4999d 00h /sdhc-sc-core/trunk/src/grpSd/unitSdVerificationTestbench/src/
145 Verification:
+ SdCardModel and SdBFM seperated		 rkastl 4999d 00h /sdhc-sc-core/trunk/src/grpSd/unitSdVerificationTestbench/src/
135 Multiple-Inclusion-Protection to SystemVerilog files added
Stops using relative paths in `includes. instead +incdir has to be used.		 rkastl 4999d 00h /sdhc-sc-core/trunk/src/grpSd/unitSdVerificationTestbench/src/
126 Read and Write works in simulation, needs verification.
Synthesis works the same like before.		 rkastl 4999d 00h /sdhc-sc-core/trunk/src/grpSd/unitSdVerificationTestbench/src/
125 Write works in simulation rkastl 4999d 00h /sdhc-sc-core/trunk/src/grpSd/unitSdVerificationTestbench/src/
124 Write: SdClk is disabled, if no data is available. rkastl 4999d 00h /sdhc-sc-core/trunk/src/grpSd/unitSdVerificationTestbench/src/
123 Write: Must be able to halt SdClk, rest is done. rkastl 4999d 00h /sdhc-sc-core/trunk/src/grpSd/unitSdVerificationTestbench/src/
122 SdController: Initial read support rkastl 4999d 03h /sdhc-sc-core/trunk/src/grpSd/unitSdVerificationTestbench/src/
111 Sclk moved to neg. edge -> setup and hold times for fast mode are easier
to reach. (only micro sd does not work in fast mode).		 rkastl 4999d 03h /sdhc-sc-core/trunk/src/grpSd/unitSdVerificationTestbench/src/
105 Changing speed works! refs #33 rkastl 4999d 03h /sdhc-sc-core/trunk/src/grpSd/unitSdVerificationTestbench/src/
100 SdController: Receiving data after ACMD51, but CRC is wrong rkastl 4999d 03h /sdhc-sc-core/trunk/src/grpSd/unitSdVerificationTestbench/src/
88 Timeouts inserted, Sending Card status via Rs232 if changed rkastl 4999d 03h /sdhc-sc-core/trunk/src/grpSd/unitSdVerificationTestbench/src/
85 Synthese: TbdSd refactored to enable sharing.
Sim: SdVerificationTestbench to new tcl script ported
SdController: TimeoutGenerator added, refs #27		 rkastl 4999d 03h /sdhc-sc-core/trunk/src/grpSd/unitSdVerificationTestbench/src/
56 SdCmd: Receiving generic response works rkastl 4999d 03h /sdhc-sc-core/trunk/src/grpSd/unitSdVerificationTestbench/src/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.