OpenCores
URL https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk

Subversion Repositories sdhc-sc-core

[/] [sdhc-sc-core/] [trunk/] [src/] [grpWishbone/] [unitWbSlave/] [src/] - Rev 184

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
184 Removed WbSlave shell (refs #69)
Moved verification sources to grpSdVerification (fixes #70)		 rkastl 5062d 19h /sdhc-sc-core/trunk/src/grpWishbone/unitWbSlave/src/
170 License rewritten to BSD rkastl 5062d 20h /sdhc-sc-core/trunk/src/grpWishbone/unitWbSlave/src/
164 Headers updated (LGPL, consistent format) rkastl 5062d 20h /sdhc-sc-core/trunk/src/grpWishbone/unitWbSlave/src/
115 WbSlave: New header. rkastl 5062d 23h /sdhc-sc-core/trunk/src/grpWishbone/unitWbSlave/src/
28 Wishbone: reads and writes as procedures in the tb rkastl 5063d 00h /sdhc-sc-core/trunk/src/grpWishbone/unitWbSlave/src/
27 Wishbone: Testbench tests a single ClassicRead rkastl 5063d 00h /sdhc-sc-core/trunk/src/grpWishbone/unitWbSlave/src/
26 Wishbone: Changed entity to reflect the real width of iAdr rkastl 5063d 00h /sdhc-sc-core/trunk/src/grpWishbone/unitWbSlave/src/
25 Wishbone: ClassicRead and ClassicWrite implemented, basic testbench
created		 rkastl 5063d 00h /sdhc-sc-core/trunk/src/grpWishbone/unitWbSlave/src/
23 Wishbone: Package split into a global and a specific one. rkastl 5063d 00h /sdhc-sc-core/trunk/src/grpWishbone/unitWbSlave/src/
22 Wishbone: Processes for statemachine created rkastl 5063d 00h /sdhc-sc-core/trunk/src/grpWishbone/unitWbSlave/src/
21 Wishbone: Control signals into records, unfortunately signals with a
width dependend on generics can not be used in records before VHDL2008.		 rkastl 5063d 00h /sdhc-sc-core/trunk/src/grpWishbone/unitWbSlave/src/
20 Wishbone: Directions added to port, support for synchronous cycle
termination added to entity (and therefore new types in the package were
created)		 rkastl 5063d 00h /sdhc-sc-core/trunk/src/grpWishbone/unitWbSlave/src/
19 Wishbone: Fixed syntax errors in WbSlave-Rtl-ea.vhdl
Only commit after a sucessful compiler run.		 rkastl 5063d 00h /sdhc-sc-core/trunk/src/grpWishbone/unitWbSlave/src/
18 Wishbone: Slave entity started, Build file generated rkastl 5063d 00h /sdhc-sc-core/trunk/src/grpWishbone/unitWbSlave/src/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.