OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [verif/] - Rev 69

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 SDRAM Address bit increased from 12 bit to 13 bit dinesha 4060d 04h /sdr_ctrl/trunk/verif/
65 Updated Log file with CAS latency support 4,5 dinesha 4378d 11h /sdr_ctrl/trunk/verif/
56 FPGA Synth optimisation dinesha 4498d 02h /sdr_ctrl/trunk/verif/
53 Test bench upgradation dinesha 4502d 00h /sdr_ctrl/trunk/verif/
49 clean up dinesha 4505d 04h /sdr_ctrl/trunk/verif/
48 top-level cleanup dinesha 4505d 04h /sdr_ctrl/trunk/verif/
46 test bench upgrade + rtl cleanup dinesha 4507d 05h /sdr_ctrl/trunk/verif/
45 RTL clean up and logic seperation done from sdram bus converter and request generator dinesha 4507d 09h /sdr_ctrl/trunk/verif/
44 SDRAM data path logic is modified to support 4 command line pipe line of different bank dinesha 4509d 07h /sdr_ctrl/trunk/verif/
43 Test bench automation to handle differ write/read burst sequence is supported now dinesha 4509d 09h /sdr_ctrl/trunk/verif/
39 Test Bench upgradation with bigger data burst size dinesha 4510d 03h /sdr_ctrl/trunk/verif/
38 Port Name clean up dinesha 4511d 08h /sdr_ctrl/trunk/verif/
37 SDRAM dq and sdram pad clock are termindated inside the top rtl files dinesha 4511d 10h /sdr_ctrl/trunk/verif/
33 clean up dinesha 4512d 03h /sdr_ctrl/trunk/verif/
32 Debug is enable through +define dinesha 4514d 02h /sdr_ctrl/trunk/verif/
30 test bench file for integrated SDRAM controller with wish bone and Standalone SDRAM controller test bench are added into SVN dinesha 4514d 02h /sdr_ctrl/trunk/verif/
29 SDRAM top and core related run file list are added into svn dinesha 4514d 02h /sdr_ctrl/trunk/verif/
28 SDRAM top and SDRAM Core Golden files are added into SVN dinesha 4514d 02h /sdr_ctrl/trunk/verif/
27 Golden log file corresponds the SDRAM core level test case are added into svn dinesha 4515d 01h /sdr_ctrl/trunk/verif/
26 invalid log files are removed dinesha 4515d 01h /sdr_ctrl/trunk/verif/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.