OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [verif/] [log/] - Rev 69

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
65 Updated Log file with CAS latency support 4,5 dinesha 4423d 08h /sdr_ctrl/trunk/verif/log/
56 FPGA Synth optimisation dinesha 4543d 00h /sdr_ctrl/trunk/verif/log/
53 Test bench upgradation dinesha 4546d 22h /sdr_ctrl/trunk/verif/log/
49 clean up dinesha 4550d 01h /sdr_ctrl/trunk/verif/log/
48 top-level cleanup dinesha 4550d 01h /sdr_ctrl/trunk/verif/log/
46 test bench upgrade + rtl cleanup dinesha 4552d 02h /sdr_ctrl/trunk/verif/log/
45 RTL clean up and logic seperation done from sdram bus converter and request generator dinesha 4552d 06h /sdr_ctrl/trunk/verif/log/
44 SDRAM data path logic is modified to support 4 command line pipe line of different bank dinesha 4554d 04h /sdr_ctrl/trunk/verif/log/
43 Test bench automation to handle differ write/read burst sequence is supported now dinesha 4554d 06h /sdr_ctrl/trunk/verif/log/
39 Test Bench upgradation with bigger data burst size dinesha 4555d 01h /sdr_ctrl/trunk/verif/log/
37 SDRAM dq and sdram pad clock are termindated inside the top rtl files dinesha 4556d 08h /sdr_ctrl/trunk/verif/log/
28 SDRAM top and SDRAM Core Golden files are added into SVN dinesha 4559d 00h /sdr_ctrl/trunk/verif/log/
27 Golden log file corresponds the SDRAM core level test case are added into svn dinesha 4559d 22h /sdr_ctrl/trunk/verif/log/
26 invalid log files are removed dinesha 4559d 22h /sdr_ctrl/trunk/verif/log/
21 Clean up dinesha 4561d 03h /sdr_ctrl/trunk/verif/log/
20 8 Bit SDARM support is added dinesha 4562d 22h /sdr_ctrl/trunk/verif/log/
6 Golden Log files are added into SVN dinesha 4570d 00h /sdr_ctrl/trunk/verif/log/
2 dinesha 4580d 00h /sdr_ctrl/trunk/verif/log/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.