OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [verif/] [run/] - Rev 53

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
45 RTL clean up and logic seperation done from sdram bus converter and request generator dinesha 4515d 17h /sdr_ctrl/trunk/verif/run/
43 Test bench automation to handle differ write/read burst sequence is supported now dinesha 4517d 17h /sdr_ctrl/trunk/verif/run/
33 clean up dinesha 4520d 12h /sdr_ctrl/trunk/verif/run/
29 SDRAM top and core related run file list are added into svn dinesha 4522d 11h /sdr_ctrl/trunk/verif/run/
19 8 Bit SDRAM Support added dinesha 4526d 09h /sdr_ctrl/trunk/verif/run/
5 Run files are updated into SVN dinesha 4533d 12h /sdr_ctrl/trunk/verif/run/
2 dinesha 4543d 11h /sdr_ctrl/trunk/verif/run/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.