OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] - Rev 10

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
10 added impact_bat to generate svf files jt_eaton 5225d 16h /socgen/
9 updated build_cmp and cleaned up fpga script
added more utility tools
jt_eaton 5227d 17h /socgen/
8 fixed loop sim, now pick up ROM_WORDS from sw dir jt_eaton 5229d 16h /socgen/
7 changed loop to use subroutines
fixed typo on variants name
jt_eaton 5230d 17h /socgen/
6 added pic_micro from minirisc project with design to run code
on a digilent Basys board
jt_eaton 5234d 13h /socgen/
5 added testbench and generic clock model jt_eaton 5235d 18h /socgen/
4 added generic model for single ended generic pad jt_eaton 5235d 18h /socgen/
3 started bin and lib directories,
added install instructions for ubuntu 9.04
jt_eaton 5236d 07h /socgen/
2 added starting docs jt_eaton 5237d 15h /socgen/
1 The project and the structure was created root 5238d 03h /socgen/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.