OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] - Rev 121

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
121 cleaned up sims, added autogenerated test bench files
removed mrisc and experimental or1k code
jt_eaton 4289d 08h /socgen/
120 clean up componentGenerators names and directories
sim + lint now synthesis TestBench
jt_eaton 4307d 08h /socgen/
119 moved copyright files into /verilog
changed cde copyright to apache from gplv3
split out tools into separate subdirectories
changed design.xml files to socgen: namespace
jt_eaton 4342d 02h /socgen/
118 optimized gen_verilog
added padring support
added configuration support
added jtag sims
added accellera candidate bus defs
jt_eaton 4377d 11h /socgen/
117 added yellow pages tools jt_eaton 4405d 06h /socgen/
116 added build_header
now use build_register for all spr components
resynced or1200 code back to use orbuild toolchain
jt_eaton 4440d 03h /socgen/
115 split or1200_cpu up into all ip-xact components
removed dead files
jt_eaton 4484d 08h /socgen/
114 moved or1200 connectivity out of verilog and into ip-xact
added or1200_boot block
removed force of 00 on lowest iwb_addr bits
jt_eaton 4496d 07h /socgen/
113 started refactoring or1200 jt_eaton 4502d 00h /socgen/
112 added more test sims
removed unneeded files
jt_eaton 4511d 13h /socgen/
111 split or1200 out into seperate test suite jt_eaton 4513d 07h /socgen/
110 split out more ip-xact components
added sw sources
jt_eaton 4525d 04h /socgen/
109 removed unused file jt_eaton 4528d 04h /socgen/
108 removed unneeded files jt_eaton 4529d 11h /socgen/
107 added designCfg files to all modules jt_eaton 4529d 13h /socgen/
106 checked in orp_soc project step 2 jt_eaton 4535d 06h /socgen/
105 moved or1200_monitor from testbench to dut jt_eaton 4538d 03h /socgen/
104 fixed search in preprocessor script
added initial orp_soc project
jt_eaton 4540d 03h /socgen/
103 added user guide
resynced to local repository
jt_eaton 4560d 04h /socgen/
102 all ip-xact files now readable by kactus2 jt_eaton 4621d 23h /socgen/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.