OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] - Rev 48

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
48 added support for covered code checking jt_eaton 5058d 04h /socgen/
47 removed old variant jt_eaton 5072d 07h /socgen/
46 removed hard coded component names from design files
define file is always defines.v
top level is always top.v		 jt_eaton 5072d 07h /socgen/
45 added 6502 sims/software and synth jt_eaton 5079d 03h /socgen/
44 added new parts and sw for 6502 jt_eaton 5079d 06h /socgen/
43 complete rework of states and sequencer
added interrupts
moved prog space and vectors to F space		 jt_eaton 5089d 04h /socgen/
42 removed old versions that used prog as C space jt_eaton 5089d 04h /socgen/
41 added kim-1 design and program
now support Nexys2 sdram		 jt_eaton 5107d 05h /socgen/
40 removed test for deleted block jt_eaton 5107d 05h /socgen/
39 added io_probe to sims
added boot rom into 6502
added T6502_control		 jt_eaton 5115d 17h /socgen/
38 fsm level removed jt_eaton 5115d 18h /socgen/
37 continued to clean up inst decodes to alu and move datapath out of sequencer
removed latched alu_result, now uses raw		 jt_eaton 5125d 01h /socgen/
36 split out alu_ctrl block
split out alu decode signals		 jt_eaton 5125d 18h /socgen/
35 added T6502 doc jt_eaton 5126d 22h /socgen/
34 removed BCD mode from T6502
started to convert design to use datapath logic for alu		 jt_eaton 5132d 01h /socgen/
33 removed unused block jt_eaton 5132d 01h /socgen/
32 renamed to T6502_state_fsm jt_eaton 5132d 07h /socgen/
31 split T6502_fsm out into smaller blocks jt_eaton 5132d 21h /socgen/
30 split out fsm code into seperate modules
fixed bugs so that prog_test passes		 jt_eaton 5135d 06h /socgen/
29 removed old files jt_eaton 5138d 05h /socgen/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.