OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] - Rev 102

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
102 all ip-xact files now readable by kactus2 jt_eaton 4588d 23h /socgen/trunk/
101 Added new designs for minsoc release candidate
convert tool set to parse proper ip-xact

THIS WILL BREAK ALL THE OLD DESIGNS UNTIL I FIX THEIR IP_XACT
jt_eaton 4590d 00h /socgen/trunk/
100 created workspace prroject=fpga_mrisc for single compile
general cleanup
jt_eaton 4602d 08h /socgen/trunk/
99 moved all projects into /projects/opencores.org
added build_register
added fizzim
jt_eaton 4645d 01h /socgen/trunk/
98 removed unneeded sim jt_eaton 4681d 04h /socgen/trunk/
97 changed sim run directory to icarus
added ise directory into syn
added _tb testbench file to all sims
jt_eaton 4681d 06h /socgen/trunk/
96 hierConnections now create ports jt_eaton 4755d 02h /socgen/trunk/
95 added first cut at busdefs
added clock reset enable pads and jtag_rpc
jt_eaton 4764d 00h /socgen/trunk/
94 socgen now supports both sim and syn views
now allow each xml file to set its destination
jt_eaton 4791d 01h /socgen/trunk/
93 build scripts now support model views
linting and coverage starting to work again
jt_eaton 4803d 13h /socgen/trunk/
92 all testbenchs now built from /sim/xml files
bench /models now in Testbench
jt_eaton 4808d 14h /socgen/trunk/
91 fixed all sims, coverage not working jt_eaton 4816d 09h /socgen/trunk/
90 now build all testbenches from ip-xact files and list as testbench in design.soc jt_eaton 4817d 01h /socgen/trunk/
89 removed unneeded debug directories jt_eaton 4838d 09h /socgen/trunk/
88 added xml files for test benches
added gEDA sym sch starter templates
jt_eaton 4838d 09h /socgen/trunk/
87 removed prebuilt geda schematics and symbols jt_eaton 4849d 02h /socgen/trunk/
86 split out all fpgas into families
added fpga pad_ring level
jt_eaton 4856d 23h /socgen/trunk/
85 moved all synthesis into fpgas lib
fixed memory leak in recursive routines
jt_eaton 4863d 22h /socgen/trunk/
84 removed unneeded files jt_eaton 4914d 03h /socgen/trunk/
83 added design.soc files
xml files now 99% 1685 complient
jt_eaton 4914d 08h /socgen/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.