OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] - Rev 107

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
107 added designCfg files to all modules jt_eaton 4502d 04h /socgen/trunk/
106 checked in orp_soc project step 2 jt_eaton 4507d 21h /socgen/trunk/
105 moved or1200_monitor from testbench to dut jt_eaton 4510d 17h /socgen/trunk/
104 fixed search in preprocessor script
added initial orp_soc project
jt_eaton 4512d 18h /socgen/trunk/
103 added user guide
resynced to local repository
jt_eaton 4532d 18h /socgen/trunk/
102 all ip-xact files now readable by kactus2 jt_eaton 4594d 13h /socgen/trunk/
101 Added new designs for minsoc release candidate
convert tool set to parse proper ip-xact

THIS WILL BREAK ALL THE OLD DESIGNS UNTIL I FIX THEIR IP_XACT
jt_eaton 4595d 15h /socgen/trunk/
100 created workspace prroject=fpga_mrisc for single compile
general cleanup
jt_eaton 4607d 23h /socgen/trunk/
99 moved all projects into /projects/opencores.org
added build_register
added fizzim
jt_eaton 4650d 15h /socgen/trunk/
98 removed unneeded sim jt_eaton 4686d 19h /socgen/trunk/
97 changed sim run directory to icarus
added ise directory into syn
added _tb testbench file to all sims
jt_eaton 4686d 21h /socgen/trunk/
96 hierConnections now create ports jt_eaton 4760d 17h /socgen/trunk/
95 added first cut at busdefs
added clock reset enable pads and jtag_rpc
jt_eaton 4769d 15h /socgen/trunk/
94 socgen now supports both sim and syn views
now allow each xml file to set its destination
jt_eaton 4796d 16h /socgen/trunk/
93 build scripts now support model views
linting and coverage starting to work again
jt_eaton 4809d 04h /socgen/trunk/
92 all testbenchs now built from /sim/xml files
bench /models now in Testbench
jt_eaton 4814d 05h /socgen/trunk/
91 fixed all sims, coverage not working jt_eaton 4822d 00h /socgen/trunk/
90 now build all testbenches from ip-xact files and list as testbench in design.soc jt_eaton 4822d 16h /socgen/trunk/
89 removed unneeded debug directories jt_eaton 4844d 00h /socgen/trunk/
88 added xml files for test benches
added gEDA sym sch starter templates
jt_eaton 4844d 00h /socgen/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.