OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] - Rev 11

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
11 moved bsdl files
renamed ucf file
jt_eaton 5214d 18h /socgen/trunk/
10 added impact_bat to generate svf files jt_eaton 5214d 20h /socgen/trunk/
9 updated build_cmp and cleaned up fpga script
added more utility tools
jt_eaton 5216d 20h /socgen/trunk/
8 fixed loop sim, now pick up ROM_WORDS from sw dir jt_eaton 5218d 20h /socgen/trunk/
7 changed loop to use subroutines
fixed typo on variants name
jt_eaton 5219d 20h /socgen/trunk/
6 added pic_micro from minirisc project with design to run code
on a digilent Basys board
jt_eaton 5223d 16h /socgen/trunk/
5 added testbench and generic clock model jt_eaton 5224d 21h /socgen/trunk/
4 added generic model for single ended generic pad jt_eaton 5224d 21h /socgen/trunk/
3 started bin and lib directories,
added install instructions for ubuntu 9.04
jt_eaton 5225d 11h /socgen/trunk/
2 added starting docs jt_eaton 5226d 19h /socgen/trunk/
1 The project and the structure was created root 5227d 07h /socgen/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.