OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] - Rev 126

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
126 added mor1kx
cleanup
jt_eaton 4080d 15h /socgen/trunk/
125 Added two new 6502 cores in www.6502.org

cleaned up sogen xml files and added module name control
jt_eaton 4125d 09h /socgen/trunk/
124 beta release candidate 1
changed design.xml name
aligned schema with filesystem
jt_eaton 4178d 12h /socgen/trunk/
123 added support for ubuntu 12.10 jt_eaton 4193d 05h /socgen/trunk/
122 Moved Nexys2 from opencores.org to digilentinc.com
Moved jtag_rpc and or1k Busdefs into cde_jtag and or1200 components
jt_eaton 4201d 08h /socgen/trunk/
121 cleaned up sims, added autogenerated test bench files
removed mrisc and experimental or1k code
jt_eaton 4221d 14h /socgen/trunk/
120 clean up componentGenerators names and directories
sim + lint now synthesis TestBench
jt_eaton 4239d 14h /socgen/trunk/
119 moved copyright files into /verilog
changed cde copyright to apache from gplv3
split out tools into separate subdirectories
changed design.xml files to socgen: namespace
jt_eaton 4274d 08h /socgen/trunk/
118 optimized gen_verilog
added padring support
added configuration support
added jtag sims
added accellera candidate bus defs
jt_eaton 4309d 17h /socgen/trunk/
117 added yellow pages tools jt_eaton 4337d 12h /socgen/trunk/
116 added build_header
now use build_register for all spr components
resynced or1200 code back to use orbuild toolchain
jt_eaton 4372d 09h /socgen/trunk/
115 split or1200_cpu up into all ip-xact components
removed dead files
jt_eaton 4416d 14h /socgen/trunk/
114 moved or1200 connectivity out of verilog and into ip-xact
added or1200_boot block
removed force of 00 on lowest iwb_addr bits
jt_eaton 4428d 13h /socgen/trunk/
113 started refactoring or1200 jt_eaton 4434d 06h /socgen/trunk/
112 added more test sims
removed unneeded files
jt_eaton 4443d 19h /socgen/trunk/
111 split or1200 out into seperate test suite jt_eaton 4445d 13h /socgen/trunk/
110 split out more ip-xact components
added sw sources
jt_eaton 4457d 11h /socgen/trunk/
109 removed unused file jt_eaton 4460d 10h /socgen/trunk/
108 removed unneeded files jt_eaton 4461d 17h /socgen/trunk/
107 added designCfg files to all modules jt_eaton 4461d 19h /socgen/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.