OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] - Rev 27

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
27 added uart and ps2 host and models
added more documentation
jt_eaton 5170d 19h /socgen/trunk/
26 moved install instructions from doc -> tools
added scripts to install or32 gnu toolchain and fizzim state tool
jt_eaton 5179d 08h /socgen/trunk/
25 updated for ubuntu 10.4 install jt_eaton 5180d 00h /socgen/trunk/
24 moved to docs jt_eaton 5181d 03h /socgen/trunk/
23 fixed typos and ommisions jt_eaton 5181d 03h /socgen/trunk/
22 added install instructions for ubuntu 10.4 jt_eaton 5181d 04h /socgen/trunk/
21 now use serial_rcvr jt_eaton 5181d 17h /socgen/trunk/
20 added Nexys2 support
expanded docs
created tools directory
jt_eaton 5181d 17h /socgen/trunk/
19 added serial_xmit module
updated and added docs
jt_eaton 5188d 23h /socgen/trunk/
18 added geda support files and docs jt_eaton 5193d 22h /socgen/trunk/
17 removed old doc files jt_eaton 5195d 23h /socgen/trunk/
16 added geda scripts and symbols/sch jt_eaton 5195d 23h /socgen/trunk/
15 added io_module with ps2 and uart
added soc_mouse with uart and mouse interface
fixed latch in mrisc
jt_eaton 5202d 02h /socgen/trunk/
13 updated for xilinx webpack 11.1 jt_eaton 5219d 20h /socgen/trunk/
12 switched Makefile to use xilinx 11.1 ise
removed timescale from synthesis files
now use consist timescale header in all sims
jt_eaton 5220d 07h /socgen/trunk/
11 moved bsdl files
renamed ucf file
jt_eaton 5226d 02h /socgen/trunk/
10 added impact_bat to generate svf files jt_eaton 5226d 04h /socgen/trunk/
9 updated build_cmp and cleaned up fpga script
added more utility tools
jt_eaton 5228d 04h /socgen/trunk/
8 fixed loop sim, now pick up ROM_WORDS from sw dir jt_eaton 5230d 04h /socgen/trunk/
7 changed loop to use subroutines
fixed typo on variants name
jt_eaton 5231d 04h /socgen/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.