OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] - Rev 80

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
80 now generate all sims and syns param and filelists for xml jt_eaton 4990d 06h /socgen/trunk/
79 removed unsupported code jt_eaton 4996d 10h /socgen/trunk/
78 removed unsupported fpga jt_eaton 4996d 10h /socgen/trunk/
77 now generate syn and cov Makefiles
leave log and out files in sim/run directory
jt_eaton 4996d 11h /socgen/trunk/
76 added wave.save files
now generate sims Makefile and params.sim
leave sim log and vcd files in sim/run/directory
jt_eaton 4998d 16h /socgen/trunk/
75 added linting using verilator jt_eaton 5002d 08h /socgen/trunk/
74 split out sw Makefile into projects /bin
split out _cpu into seperate component
jt_eaton 5007d 13h /socgen/trunk/
73 removed dup png files jt_eaton 5015d 13h /socgen/trunk/
72 split T6502 into components
moved io_module into seperate project
removed liblists
direct loads filelists for sims and coverage
add hier type into xml files to generate verilog
jt_eaton 5015d 15h /socgen/trunk/
71 ignore anything in work jt_eaton 5022d 08h /socgen/trunk/
70 ignore work jt_eaton 5022d 08h /socgen/trunk/
69 added work dir jt_eaton 5022d 08h /socgen/trunk/
68 moved to seperate components jt_eaton 5025d 08h /socgen/trunk/
67 updated installs jt_eaton 5025d 08h /socgen/trunk/
66 converted sims to use parameters
added msp and 6502 software installs
jt_eaton 5026d 07h /socgen/trunk/
65 added params.sim to sims
updated install's
jt_eaton 5031d 08h /socgen/trunk/
64 added support for Fedora 13 jt_eaton 5035d 06h /socgen/trunk/
63 added install config for Ubuntu 10.10 jt_eaton 5035d 13h /socgen/trunk/
62 fixed parameters from `defines jt_eaton 5039d 05h /socgen/trunk/
61 now generate dut files for coverage
removed use of lndir
jt_eaton 5039d 07h /socgen/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.