URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] - Rev 90

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
90	now build all testbenches from ip-xact files and list as testbench in design.soc	jt_eaton	4828d 07h	/socgen/trunk/
89	removed unneeded debug directories	jt_eaton	4849d 16h	/socgen/trunk/
88	added xml files for test benches added gEDA sym sch starter templates	jt_eaton	4849d 16h	/socgen/trunk/
87	removed prebuilt geda schematics and symbols	jt_eaton	4860d 09h	/socgen/trunk/
86	split out all fpgas into families added fpga pad_ring level	jt_eaton	4868d 06h	/socgen/trunk/
85	moved all synthesis into fpgas lib fixed memory leak in recursive routines	jt_eaton	4875d 05h	/socgen/trunk/
84	removed unneeded files	jt_eaton	4925d 10h	/socgen/trunk/
83	added design.soc files xml files now 99% 1685 complient	jt_eaton	4925d 14h	/socgen/trunk/
82	renmamed cde_synchronizers to cde_sync added hierarchial dependency search converted more xmp to follow ip-xact	jt_eaton	4940d 08h	/socgen/trunk/
81	morphing xml files to use 1685 removed log directories	jt_eaton	4961d 14h	/socgen/trunk/
80	now generate all sims and syns param and filelists for xml	jt_eaton	4991d 05h	/socgen/trunk/
79	removed unsupported code	jt_eaton	4997d 10h	/socgen/trunk/
78	removed unsupported fpga	jt_eaton	4997d 10h	/socgen/trunk/
77	now generate syn and cov Makefiles leave log and out files in sim/run directory	jt_eaton	4997d 11h	/socgen/trunk/
76	added wave.save files now generate sims Makefile and params.sim leave sim log and vcd files in sim/run/directory	jt_eaton	4999d 16h	/socgen/trunk/
75	added linting using verilator	jt_eaton	5003d 08h	/socgen/trunk/
74	split out sw Makefile into projects /bin split out _cpu into seperate component	jt_eaton	5008d 13h	/socgen/trunk/
73	removed dup png files	jt_eaton	5016d 13h	/socgen/trunk/
72	split T6502 into components moved io_module into seperate project removed liblists direct loads filelists for sims and coverage add hier type into xml files to generate verilog	jt_eaton	5016d 15h	/socgen/trunk/
71	ignore anything in work	jt_eaton	5023d 08h	/socgen/trunk/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] - Rev 90

Filtering Options