URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [doc/] [src/] - Rev 134

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
134	Resynced database socgen now supports elaboration Bad news is that it is now alot slower.	jt_eaton	3314d 22h	/socgen/trunk/doc/src/
128	major cleanup added toolflows for sim,syn,documentation,linting and verilog added documentation tools	jt_eaton	3948d 19h	/socgen/trunk/doc/src/
125	Added two new 6502 cores in www.6502.org cleaned up sogen xml files and added module name control	jt_eaton	4161d 14h	/socgen/trunk/doc/src/
124	beta release candidate 1 changed design.xml name aligned schema with filesystem	jt_eaton	4214d 17h	/socgen/trunk/doc/src/
120	clean up componentGenerators names and directories sim + lint now synthesis TestBench	jt_eaton	4275d 19h	/socgen/trunk/doc/src/
119	moved copyright files into /verilog changed cde copyright to apache from gplv3 split out tools into separate subdirectories changed design.xml files to socgen: namespace	jt_eaton	4310d 13h	/socgen/trunk/doc/src/
103	added user guide resynced to local repository	jt_eaton	4528d 15h	/socgen/trunk/doc/src/
99	moved all projects into /projects/opencores.org added build_register added fizzim	jt_eaton	4646d 12h	/socgen/trunk/doc/src/
94	socgen now supports both sim and syn views now allow each xml file to set its destination	jt_eaton	4792d 13h	/socgen/trunk/doc/src/
85	moved all synthesis into fpgas lib fixed memory leak in recursive routines	jt_eaton	4865d 10h	/socgen/trunk/doc/src/
81	morphing xml files to use 1685 removed log directories	jt_eaton	4951d 20h	/socgen/trunk/doc/src/
80	now generate all sims and syns param and filelists for xml	jt_eaton	4981d 11h	/socgen/trunk/doc/src/
67	updated installs	jt_eaton	5016d 13h	/socgen/trunk/doc/src/
65	added params.sim to sims updated install's	jt_eaton	5022d 13h	/socgen/trunk/doc/src/
56	soc_builder now builds verilog from xml files	jt_eaton	5037d 00h	/socgen/trunk/doc/src/
54	now set up fpga targets from xml files	jt_eaton	5039d 21h	/socgen/trunk/doc/src/
49	added covered code coverage added xml descriptors added soc_Link tool	jt_eaton	5042d 14h	/socgen/trunk/doc/src/
39	added io_probe to sims added boot rom into 6502 added T6502_control	jt_eaton	5122d 10h	/socgen/trunk/doc/src/
28	added T6502 processor added vga_char_ctrl	jt_eaton	5144d 22h	/socgen/trunk/doc/src/
27	added uart and ps2 host and models added more documentation	jt_eaton	5166d 13h	/socgen/trunk/doc/src/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [doc/] [src/] - Rev 134

Filtering Options