OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [doc/] [src/] - Rev 56

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
56 soc_builder now builds verilog from xml files jt_eaton 5045d 13h /socgen/trunk/doc/src/
54 now set up fpga targets from xml files jt_eaton 5048d 11h /socgen/trunk/doc/src/
49 added covered code coverage
added xml descriptors
added soc_Link tool
jt_eaton 5051d 04h /socgen/trunk/doc/src/
39 added io_probe to sims
added boot rom into 6502
added T6502_control
jt_eaton 5131d 00h /socgen/trunk/doc/src/
28 added T6502 processor
added vga_char_ctrl
jt_eaton 5153d 12h /socgen/trunk/doc/src/
27 added uart and ps2 host and models
added more documentation
jt_eaton 5175d 03h /socgen/trunk/doc/src/
20 added Nexys2 support
expanded docs
created tools directory
jt_eaton 5186d 00h /socgen/trunk/doc/src/
19 added serial_xmit module
updated and added docs
jt_eaton 5193d 06h /socgen/trunk/doc/src/
2 added starting docs jt_eaton 5242d 10h /socgen/trunk/doc/src/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.