OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [doc/] [src/] [guides/] - Rev 80

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
80 now generate all sims and syns param and filelists for xml jt_eaton 4990d 05h /socgen/trunk/doc/src/guides/
56 soc_builder now builds verilog from xml files jt_eaton 5045d 18h /socgen/trunk/doc/src/guides/
54 now set up fpga targets from xml files jt_eaton 5048d 15h /socgen/trunk/doc/src/guides/
49 added covered code coverage
added xml descriptors
added soc_Link tool
jt_eaton 5051d 09h /socgen/trunk/doc/src/guides/
28 added T6502 processor
added vga_char_ctrl
jt_eaton 5153d 17h /socgen/trunk/doc/src/guides/
27 added uart and ps2 host and models
added more documentation
jt_eaton 5175d 07h /socgen/trunk/doc/src/guides/
20 added Nexys2 support
expanded docs
created tools directory
jt_eaton 5186d 05h /socgen/trunk/doc/src/guides/
19 added serial_xmit module
updated and added docs
jt_eaton 5193d 11h /socgen/trunk/doc/src/guides/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.