OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [tools/] - Rev 126

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
126 added mor1kx
cleanup
jt_eaton 4121d 01h /socgen/trunk/tools/
125 Added two new 6502 cores in www.6502.org

cleaned up sogen xml files and added module name control
jt_eaton 4165d 19h /socgen/trunk/tools/
124 beta release candidate 1
changed design.xml name
aligned schema with filesystem
jt_eaton 4218d 22h /socgen/trunk/tools/
123 added support for ubuntu 12.10 jt_eaton 4233d 14h /socgen/trunk/tools/
122 Moved Nexys2 from opencores.org to digilentinc.com
Moved jtag_rpc and or1k Busdefs into cde_jtag and or1200 components
jt_eaton 4241d 17h /socgen/trunk/tools/
121 cleaned up sims, added autogenerated test bench files
removed mrisc and experimental or1k code
jt_eaton 4261d 23h /socgen/trunk/tools/
120 clean up componentGenerators names and directories
sim + lint now synthesis TestBench
jt_eaton 4279d 23h /socgen/trunk/tools/
119 moved copyright files into /verilog
changed cde copyright to apache from gplv3
split out tools into separate subdirectories
changed design.xml files to socgen: namespace
jt_eaton 4314d 17h /socgen/trunk/tools/
118 optimized gen_verilog
added padring support
added configuration support
added jtag sims
added accellera candidate bus defs
jt_eaton 4350d 03h /socgen/trunk/tools/
117 added yellow pages tools jt_eaton 4377d 22h /socgen/trunk/tools/
116 added build_header
now use build_register for all spr components
resynced or1200 code back to use orbuild toolchain
jt_eaton 4412d 19h /socgen/trunk/tools/
115 split or1200_cpu up into all ip-xact components
removed dead files
jt_eaton 4456d 23h /socgen/trunk/tools/
114 moved or1200 connectivity out of verilog and into ip-xact
added or1200_boot block
removed force of 00 on lowest iwb_addr bits
jt_eaton 4468d 23h /socgen/trunk/tools/
113 started refactoring or1200 jt_eaton 4474d 15h /socgen/trunk/tools/
112 added more test sims
removed unneeded files
jt_eaton 4484d 04h /socgen/trunk/tools/
110 split out more ip-xact components
added sw sources
jt_eaton 4497d 20h /socgen/trunk/tools/
107 added designCfg files to all modules jt_eaton 4502d 05h /socgen/trunk/tools/
106 checked in orp_soc project step 2 jt_eaton 4507d 22h /socgen/trunk/tools/
104 fixed search in preprocessor script
added initial orp_soc project
jt_eaton 4512d 19h /socgen/trunk/tools/
103 added user guide
resynced to local repository
jt_eaton 4532d 19h /socgen/trunk/tools/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.