OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [tools/] - Rev 80

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
80 now generate all sims and syns param and filelists for xml jt_eaton 4990d 06h /socgen/trunk/tools/
76 added wave.save files
now generate sims Makefile and params.sim
leave sim log and vcd files in sim/run/directory		 jt_eaton 4998d 16h /socgen/trunk/tools/
75 added linting using verilator jt_eaton 5002d 09h /socgen/trunk/tools/
74 split out sw Makefile into projects /bin
split out _cpu into seperate component		 jt_eaton 5007d 14h /socgen/trunk/tools/
72 split T6502 into components
moved io_module into seperate project
removed liblists
direct loads filelists for sims and coverage
add hier type into xml files to generate verilog		 jt_eaton 5015d 16h /socgen/trunk/tools/
67 updated installs jt_eaton 5025d 08h /socgen/trunk/tools/
66 converted sims to use parameters
added msp and 6502 software installs		 jt_eaton 5026d 08h /socgen/trunk/tools/
65 added params.sim to sims
updated install's		 jt_eaton 5031d 08h /socgen/trunk/tools/
64 added support for Fedora 13 jt_eaton 5035d 07h /socgen/trunk/tools/
63 added install config for Ubuntu 10.10 jt_eaton 5035d 13h /socgen/trunk/tools/
61 now generate dut files for coverage
removed use of lndir		 jt_eaton 5039d 07h /socgen/trunk/tools/
59 added filelist.core to syn dirs to customize core jt_eaton 5039d 18h /socgen/trunk/tools/
57 Now generate all filelists from xml files jt_eaton 5040d 10h /socgen/trunk/tools/
56 soc_builder now builds verilog from xml files jt_eaton 5045d 19h /socgen/trunk/tools/
54 now set up fpga targets from xml files jt_eaton 5048d 16h /socgen/trunk/tools/
50 clean up from last checkin jt_eaton 5051d 07h /socgen/trunk/tools/
49 added covered code coverage
added xml descriptors
added soc_Link tool		 jt_eaton 5051d 09h /socgen/trunk/tools/
48 added support for covered code checking jt_eaton 5073d 15h /socgen/trunk/tools/
46 removed hard coded component names from design files
define file is always defines.v
top level is always top.v		 jt_eaton 5087d 19h /socgen/trunk/tools/
41 added kim-1 design and program
now support Nexys2 sdram		 jt_eaton 5122d 17h /socgen/trunk/tools/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.