URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [tools/] [bin/] - Rev 134

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
134	Resynced database socgen now supports elaboration Bad news is that it is now alot slower.	jt_eaton	3307d 11h	/socgen/trunk/tools/bin/
131	Added elaboration databases and tools Added bus map creation tools	jt_eaton	3382d 09h	/socgen/trunk/tools/bin/
130	Dec 2014 major release trimmed out some IP replaced perl database with Berkeley	jt_eaton	3486d 03h	/socgen/trunk/tools/bin/
128	major cleanup added toolflows for sim,syn,documentation,linting and verilog added documentation tools	jt_eaton	3941d 09h	/socgen/trunk/tools/bin/
126	added mor1kx cleanup	jt_eaton	4109d 10h	/socgen/trunk/tools/bin/
125	Added two new 6502 cores in www.6502.org cleaned up sogen xml files and added module name control	jt_eaton	4154d 04h	/socgen/trunk/tools/bin/
124	beta release candidate 1 changed design.xml name aligned schema with filesystem	jt_eaton	4207d 07h	/socgen/trunk/tools/bin/
120	clean up componentGenerators names and directories sim + lint now synthesis TestBench	jt_eaton	4268d 08h	/socgen/trunk/tools/bin/
119	moved copyright files into /verilog changed cde copyright to apache from gplv3 split out tools into separate subdirectories changed design.xml files to socgen: namespace	jt_eaton	4303d 03h	/socgen/trunk/tools/bin/
118	optimized gen_verilog added padring support added configuration support added jtag sims added accellera candidate bus defs	jt_eaton	4338d 12h	/socgen/trunk/tools/bin/
117	added yellow pages tools	jt_eaton	4366d 07h	/socgen/trunk/tools/bin/
114	moved or1200 connectivity out of verilog and into ip-xact added or1200_boot block removed force of 00 on lowest iwb_addr bits	jt_eaton	4457d 08h	/socgen/trunk/tools/bin/
113	started refactoring or1200	jt_eaton	4463d 00h	/socgen/trunk/tools/bin/
112	added more test sims removed unneeded files	jt_eaton	4472d 13h	/socgen/trunk/tools/bin/
106	checked in orp_soc project step 2	jt_eaton	4496d 07h	/socgen/trunk/tools/bin/
100	created workspace prroject=fpga_mrisc for single compile general cleanup	jt_eaton	4596d 09h	/socgen/trunk/tools/bin/
99	moved all projects into /projects/opencores.org added build_register added fizzim	jt_eaton	4639d 01h	/socgen/trunk/tools/bin/
97	changed sim run directory to icarus added ise directory into syn added _tb testbench file to all sims	jt_eaton	4675d 07h	/socgen/trunk/tools/bin/
94	socgen now supports both sim and syn views now allow each xml file to set its destination	jt_eaton	4785d 02h	/socgen/trunk/tools/bin/
93	build scripts now support model views linting and coverage starting to work again	jt_eaton	4797d 14h	/socgen/trunk/tools/bin/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [tools/] [bin/] - Rev 134

Filtering Options