OpenCores
URL https://opencores.org/ocsvn/spi/spi/trunk

Subversion Repositories spi

[/] [spi/] [tags/] [asyst_2/] [rtl/] - Rev 17

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
17 Define mess fixed. simons 7662d 17h /spi/tags/asyst_2/rtl/
15 Defines set in order. simons 7662d 21h /spi/tags/asyst_2/rtl/
13 8-bit WB access enabled. simons 7663d 14h /spi/tags/asyst_2/rtl/
10 Slave select signal generation bug fixed, default case added when reading registers, to avoid latches. simons 7701d 20h /spi/tags/asyst_2/rtl/
9 Support for 128 bits character length added. Zero value divider bug fixed. simons 7742d 14h /spi/tags/asyst_2/rtl/
8 Automatic slave select signal generation added. simons 7762d 15h /spi/tags/asyst_2/rtl/
7 Support for 64 bit caharacter len added. simons 7851d 04h /spi/tags/asyst_2/rtl/
2 Initial import simons 8049d 16h /spi/tags/asyst_2/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.