OpenCores
URL https://opencores.org/ocsvn/spi/spi/trunk

Subversion Repositories spi

[/] [spi/] [tags/] [rel_5/] [rtl/] [verilog/] - Rev 9

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
9 Support for 128 bits character length added. Zero value divider bug fixed. simons 7758d 05h /spi/tags/rel_5/rtl/verilog/
8 Automatic slave select signal generation added. simons 7778d 06h /spi/tags/rel_5/rtl/verilog/
7 Support for 64 bit caharacter len added. simons 7866d 18h /spi/tags/rel_5/rtl/verilog/
2 Initial import simons 8065d 06h /spi/tags/rel_5/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.