OpenCores
URL https://opencores.org/ocsvn/srdydrdy_lib/srdydrdy_lib/trunk

Subversion Repositories srdydrdy_lib

[/] [srdydrdy_lib/] [trunk/] [examples/] [bridge/] - Rev 26

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
24 Added CRC32 checker to environment & RTL ghutchis 5213d 15h /srdydrdy_lib/trunk/examples/bridge/
22 Created separate module-level environments for fifo_b
and scoreboard. Added some documentation on the
example bridge, including a PDF preso giving a basic
introduction to ethernet.		 ghutchis 5409d 18h /srdydrdy_lib/trunk/examples/bridge/
21 Changed rrslow to rrmux, updated descriptions, changed
bridge mux to fast arb		 ghutchis 5410d 21h /srdydrdy_lib/trunk/examples/bridge/
19 Fixed several minor bugs in scoreboard, adjusted usage width in sd_fifo_b,
and updated component documentation.		 ghutchis 5411d 10h /srdydrdy_lib/trunk/examples/bridge/
16 Changed fifo head/tail to have separate usage counters for producer and consumer
side.

Fixed bug in port_ring_tap where it jumped to non-existent state.

Changed default dump mode for icarus to lxt.		 ghutchis 5412d 11h /srdydrdy_lib/trunk/examples/bridge/
15 Fixed FIB lookup multicast -- multicast packets were being
repeatedly sent from lookup		 ghutchis 5412d 15h /srdydrdy_lib/trunk/examples/bridge/
14 - Modified large FIFO to remove "full" signal and store only N-1 words
- changed small FIFO to use memory instance instead of registers
- changed sequence generator to enable more complex tests
- changed sd_mirror to use combinatorial assign output		 ghutchis 5414d 09h /srdydrdy_lib/trunk/examples/bridge/
13 Fixed FIFO Full condition for large fifo, added separate
tests to example bridge		 ghutchis 5417d 20h /srdydrdy_lib/trunk/examples/bridge/
12 Added absolute priority arbitration to ring to avoid
having two ring taps transmit at same time		 ghutchis 5418d 19h /srdydrdy_lib/trunk/examples/bridge/
11 Updated bridge example to fix a number of small bugs.
First packet now exits bridge from all ports.		 ghutchis 5419d 18h /srdydrdy_lib/trunk/examples/bridge/
9 Added rx_gigmac, additional debug work on concentrator & fib ghutchis 5419d 23h /srdydrdy_lib/trunk/examples/bridge/
8 Added compiling version of bridge example ghutchis 5421d 11h /srdydrdy_lib/trunk/examples/bridge/
5 Added new component for port ring ghutchis 5426d 15h /srdydrdy_lib/trunk/examples/bridge/
4 Added example directory with basic bridge ghutchis 5427d 10h /srdydrdy_lib/trunk/examples/bridge/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.