OpenCores
URL https://opencores.org/ocsvn/srdydrdy_lib/srdydrdy_lib/trunk

Subversion Repositories srdydrdy_lib

[/] [srdydrdy_lib/] [trunk/] [rtl/] [verilog/] [buffers/] - Rev 13

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
13 Fixed FIFO Full condition for large fifo, added separate
tests to example bridge
ghutchis 5412d 08h /srdydrdy_lib/trunk/rtl/verilog/buffers/
11 Updated bridge example to fix a number of small bugs.
First packet now exits bridge from all ports.
ghutchis 5414d 06h /srdydrdy_lib/trunk/rtl/verilog/buffers/
6 Modified "B" output buffer for full-rate operation ghutchis 5420d 11h /srdydrdy_lib/trunk/rtl/verilog/buffers/
3 Added small/synchronizer FIFO, along with minimal testbench ghutchis 5422d 21h /srdydrdy_lib/trunk/rtl/verilog/buffers/
2 Initial commit of directory structure and basic components ghutchis 5427d 06h /srdydrdy_lib/trunk/rtl/verilog/buffers/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.