OpenCores
URL https://opencores.org/ocsvn/t400/t400/trunk

Subversion Repositories t400

[/] [t400/] [trunk/] [rtl/] [vhdl/] - Rev 167

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
167 removed obsolete signals arniml 5882d 11h /t400/trunk/rtl/vhdl/
166 t400_opc_table obsoleted by t400_mnemonic_pack arniml 5882d 11h /t400/trunk/rtl/vhdl/
144 initial check-in arniml 6572d 08h /t400/trunk/rtl/vhdl/
143 added t410 arniml 6572d 08h /t400/trunk/rtl/vhdl/
139 initial check-in arniml 6572d 17h /t400/trunk/rtl/vhdl/
138 * hand generic opt_type_g down to t420_notri
* full generic list		 arniml 6572d 17h /t400/trunk/rtl/vhdl/
137 hand generic opt_type_g down to t400_core arniml 6572d 17h /t400/trunk/rtl/vhdl/
136 * t421 added
* fixed generic list for t420 and t420_notri		 arniml 6572d 17h /t400/trunk/rtl/vhdl/
130 Fix bug:
"Timer skipped in T421 configuration"
The generate block that instantiates the timer module considers
now t400_opt_type_421_x as well.		 arniml 6572d 17h /t400/trunk/rtl/vhdl/
129 assign sc_q with 0 for t41x derivatives
this prevents a dummy warning about inferring latches for sc_q		 arniml 6573d 05h /t400/trunk/rtl/vhdl/
121 remove note about limitations arniml 6578d 06h /t400/trunk/rtl/vhdl/
120 initial check-in arniml 6578d 08h /t400/trunk/rtl/vhdl/
115 use dedicated microbus cs/rd/wr strobes arniml 6578d 10h /t400/trunk/rtl/vhdl/
114 latch Q independently of in_en arniml 6578d 10h /t400/trunk/rtl/vhdl/
113 reset G(0) upon write access in microbus mode arniml 6578d 10h /t400/trunk/rtl/vhdl/
112 microbus support for IO G added arniml 6578d 10h /t400/trunk/rtl/vhdl/
110 connect microbus generic arniml 6578d 11h /t400/trunk/rtl/vhdl/
109 connect microbus generic and include generic_ram_ena arniml 6578d 11h /t400/trunk/rtl/vhdl/
108 include generic_ram_ena arniml 6578d 11h /t400/trunk/rtl/vhdl/
107 use microbus generic arniml 6578d 11h /t400/trunk/rtl/vhdl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.