OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] - Rev 324

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
324 enhance access timing in test bench arniml 520d 13h /t48/
323 - prevent change when master reads status
- relax master access timing
arniml 521d 12h /t48/
322 hold db_dir_o during entire access arniml 523d 03h /t48/
321 improve compatibility with modelsim and ghdl arniml 524d 01h /t48/
320 improve in test arniml 524d 01h /t48/
319 - add dma test
- update dma logic
arniml 526d 04h /t48/
318 t8042ah synth, fix warnings arniml 526d 08h /t48/
317 implement dma logic arniml 526d 09h /t48/
316 doc arniml 526d 13h /t48/
315 fix upi master interrupt enables, rectify p2 tests arniml 527d 10h /t48/
314 upi: remove include generics arniml 527d 13h /t48/
313 - implement flags/master interrupt
- add related test
arniml 528d 04h /t48/
312 add upi41a test for sts arniml 529d 00h /t48/
311 add t8042ah arniml 530d 01h /t48/
310 add interrupt driver echo test arniml 530d 02h /t48/
309 cleanup arniml 530d 02h /t48/
308 add test status41 arniml 531d 01h /t48/
307 fix instance name arniml 531d 01h /t48/
306 add testbench for t8041
add test upi41/basic_echo
arniml 532d 01h /t48/
305 add t8041 arniml 532d 01h /t48/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.