OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_1_beta/] - Rev 59

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
59 increment prescaler with MSTATE4 arniml 7391d 19h /t48/tags/rel_0_1_beta/
58 add periodic interrupt arniml 7391d 19h /t48/tags/rel_0_1_beta/
57 abort if no interrupt occurs arniml 7391d 19h /t48/tags/rel_0_1_beta/
56 wait for instruction strobe after final end-of-simulation detection
this ensures that the last mov instruction is part of the dump and
enables 100% matching with i8039 simulator
arniml 7392d 20h /t48/tags/rel_0_1_beta/
55 add dependency to tb_behav_pack for decoder arniml 7392d 20h /t48/tags/rel_0_1_beta/
54 - add tb_istrobe_s arniml 7392d 20h /t48/tags/rel_0_1_beta/
53 make istrobe visible through testbench package arniml 7392d 20h /t48/tags/rel_0_1_beta/
52 + fix bug in PSW[3]
+ read SP properly for dump
arniml 7392d 20h /t48/tags/rel_0_1_beta/
51 + implement Port1 and Port2
+ connect T0 and T1
+ return proper program memory contents
arniml 7392d 20h /t48/tags/rel_0_1_beta/
49 Imported sources arniml 7397d 22h /t48/tags/rel_0_1_beta/
48 update copyright notice arniml 7397d 22h /t48/tags/rel_0_1_beta/
47 initial check-in arniml 7397d 22h /t48/tags/rel_0_1_beta/
46 fix test arniml 7399d 19h /t48/tags/rel_0_1_beta/
45 remove unused signals arniml 7399d 19h /t48/tags/rel_0_1_beta/
44 default assignment for aux_carry_o arniml 7399d 20h /t48/tags/rel_0_1_beta/
43 fix sensitivity list arniml 7400d 21h /t48/tags/rel_0_1_beta/
42 change test values that match better to the test case arniml 7400d 23h /t48/tags/rel_0_1_beta/
41 expand PATH arniml 7400d 23h /t48/tags/rel_0_1_beta/
40 rework adder and force resource sharing between ADD, INC and DEC arniml 7400d 23h /t48/tags/rel_0_1_beta/
39 initial check-in arniml 7403d 03h /t48/tags/rel_0_1_beta/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.