URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_1_beta/] [sw/] - Rev 305

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
292	New directory structure.	root	5627d 13h	/t48/tags/rel_0_1_beta/sw/
251	This commit was manufactured by cvs2svn to create tag 'rel_0_1_beta'.		6597d 21h	/t48/tags/rel_0_1_beta/sw/
88	allow memory bank switching during interrupts	arniml	7401d 05h	/t48/tags/rel_0_1_beta/sw/
87	abort gracfullt if memory bank switching does not work	arniml	7401d 05h	/t48/tags/rel_0_1_beta/sw/
85	initial check-in	arniml	7401d 11h	/t48/tags/rel_0_1_beta/sw/
74	enhance pass/fail detection	arniml	7408d 11h	/t48/tags/rel_0_1_beta/sw/
70	clean test cell before make	arniml	7414d 03h	/t48/tags/rel_0_1_beta/sw/
69	fix name of istrobe	arniml	7414d 04h	/t48/tags/rel_0_1_beta/sw/
61	expand script for dump compare	arniml	7416d 00h	/t48/tags/rel_0_1_beta/sw/
58	add periodic interrupt	arniml	7417d 00h	/t48/tags/rel_0_1_beta/sw/
57	abort if no interrupt occurs	arniml	7417d 01h	/t48/tags/rel_0_1_beta/sw/
52	+ fix bug in PSW[3] + read SP properly for dump	arniml	7418d 02h	/t48/tags/rel_0_1_beta/sw/
51	+ implement Port1 and Port2 + connect T0 and T1 + return proper program memory contents	arniml	7418d 02h	/t48/tags/rel_0_1_beta/sw/
49	Imported sources	arniml	7423d 03h	/t48/tags/rel_0_1_beta/sw/
48	update copyright notice	arniml	7423d 03h	/t48/tags/rel_0_1_beta/sw/
47	initial check-in	arniml	7423d 03h	/t48/tags/rel_0_1_beta/sw/
46	fix test	arniml	7425d 00h	/t48/tags/rel_0_1_beta/sw/
42	change test values that match better to the test case	arniml	7426d 04h	/t48/tags/rel_0_1_beta/sw/
41	expand PATH	arniml	7426d 04h	/t48/tags/rel_0_1_beta/sw/
39	initial check-in	arniml	7428d 08h	/t48/tags/rel_0_1_beta/sw/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_1_beta/] [sw/] - Rev 305

Filtering Options