OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_1_beta/] [sw/] [verif/] - Rev 87

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
87 abort gracfullt if memory bank switching does not work arniml 7436d 18h /t48/tags/rel_0_1_beta/sw/verif/
85 initial check-in arniml 7436d 23h /t48/tags/rel_0_1_beta/sw/verif/
57 abort if no interrupt occurs arniml 7452d 13h /t48/tags/rel_0_1_beta/sw/verif/
46 fix test arniml 7460d 13h /t48/tags/rel_0_1_beta/sw/verif/
42 change test values that match better to the test case arniml 7461d 17h /t48/tags/rel_0_1_beta/sw/verif/
39 initial check-in arniml 7463d 21h /t48/tags/rel_0_1_beta/sw/verif/
36 make calculation of expected value more readable arniml 7463d 22h /t48/tags/rel_0_1_beta/sw/verif/
34 fix test wrt AC arniml 7469d 15h /t48/tags/rel_0_1_beta/sw/verif/
25 initial check-in arniml 7470d 14h /t48/tags/rel_0_1_beta/sw/verif/
18 fix constant format arniml 7472d 13h /t48/tags/rel_0_1_beta/sw/verif/
17 fix test arniml 7472d 13h /t48/tags/rel_0_1_beta/sw/verif/
14 initial check-in arniml 7473d 13h /t48/tags/rel_0_1_beta/sw/verif/
12 Imported sources arniml 7473d 13h /t48/tags/rel_0_1_beta/sw/verif/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.