OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_2_beta/] [rtl/] - Rev 292

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
292 New directory structure. root 5562d 13h /t48/tags/rel_0_2_beta/rtl/
252 This commit was manufactured by cvs2svn to create tag 'rel_0_2_beta'. 6532d 22h /t48/tags/rel_0_2_beta/rtl/
108 Fix for:
External Program Memory ignored when EA = 0
arniml 7317d 01h /t48/tags/rel_0_2_beta/rtl/
107 tie EA to '1' arniml 7317d 01h /t48/tags/rel_0_2_beta/rtl/
106 clean-up use of ea_i arniml 7317d 01h /t48/tags/rel_0_2_beta/rtl/
101 assert p2_read_p2_o when expander port is read arniml 7320d 08h /t48/tags/rel_0_2_beta/rtl/
100 reorder data_o generation arniml 7320d 08h /t48/tags/rel_0_2_beta/rtl/
98 Fix bug "ANL and ORL to P1/P2 read port status instead of port output register" arniml 7320d 09h /t48/tags/rel_0_2_beta/rtl/
92 work around bug in Quartus II 4.0 arniml 7321d 07h /t48/tags/rel_0_2_beta/rtl/
91 fix edge detector bug for counter arniml 7321d 07h /t48/tags/rel_0_2_beta/rtl/
86 update notice about expander port instructions arniml 7336d 11h /t48/tags/rel_0_2_beta/rtl/
78 adjust external timing of BUS arniml 7342d 07h /t48/tags/rel_0_2_beta/rtl/
77 move from std_logic_arith to numeric_std arniml 7342d 23h /t48/tags/rel_0_2_beta/rtl/
73 removed dummy_s - workaround not longer needed for GHDL 0.11.1 arniml 7343d 11h /t48/tags/rel_0_2_beta/rtl/
72 removed superfluous signal from sensitivity list arniml 7343d 12h /t48/tags/rel_0_2_beta/rtl/
66 add temporary workaround for GHDL 0.11 arniml 7349d 04h /t48/tags/rel_0_2_beta/rtl/
65 clean up sensitivity list arniml 7349d 04h /t48/tags/rel_0_2_beta/rtl/
64 + enhance instruction strobe generation
+ rework address output under EA=1 conditions
arniml 7349d 04h /t48/tags/rel_0_2_beta/rtl/
63 reset machine state to MSTATE3 to allow proper instruction fetch
after reset
arniml 7349d 04h /t48/tags/rel_0_2_beta/rtl/
62 initial check-in arniml 7349d 04h /t48/tags/rel_0_2_beta/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.