OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_2_beta/] [sw/] - Rev 292

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
292 New directory structure. root 5570d 02h /t48/tags/rel_0_2_beta/sw/
252 This commit was manufactured by cvs2svn to create tag 'rel_0_2_beta'. 6540d 11h /t48/tags/rel_0_2_beta/sw/
113 generate two ROM files based on address:
+ 0 - 2047 : 2k internal ROM
+ 2048 - 4095 : 2k external ROM
arniml 7324d 01h /t48/tags/rel_0_2_beta/sw/
104 add white_box directory to test suite arniml 7327d 21h /t48/tags/rel_0_2_beta/sw/
102 update for changes in address space of external memory arniml 7327d 21h /t48/tags/rel_0_2_beta/sw/
99 initial check-in arniml 7327d 21h /t48/tags/rel_0_2_beta/sw/
97 initial check-in arniml 7327d 22h /t48/tags/rel_0_2_beta/sw/
96 select dedicated directorie(s) for regression arniml 7328d 20h /t48/tags/rel_0_2_beta/sw/
95 check counter inactivity arniml 7328d 20h /t48/tags/rel_0_2_beta/sw/
94 initial check-in arniml 7328d 20h /t48/tags/rel_0_2_beta/sw/
90 intial check-in arniml 7328d 20h /t48/tags/rel_0_2_beta/sw/
89 initial check-in arniml 7342d 17h /t48/tags/rel_0_2_beta/sw/
88 allow memory bank switching during interrupts arniml 7343d 19h /t48/tags/rel_0_2_beta/sw/
87 abort gracfullt if memory bank switching does not work arniml 7343d 19h /t48/tags/rel_0_2_beta/sw/
85 initial check-in arniml 7344d 00h /t48/tags/rel_0_2_beta/sw/
74 enhance pass/fail detection arniml 7351d 00h /t48/tags/rel_0_2_beta/sw/
70 clean test cell before make arniml 7356d 17h /t48/tags/rel_0_2_beta/sw/
69 fix name of istrobe arniml 7356d 17h /t48/tags/rel_0_2_beta/sw/
61 expand script for dump compare arniml 7358d 14h /t48/tags/rel_0_2_beta/sw/
58 add periodic interrupt arniml 7359d 14h /t48/tags/rel_0_2_beta/sw/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.