OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_2_beta/] [sw/] [verif/] - Rev 292

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
292 New directory structure. root 5570d 02h /t48/tags/rel_0_2_beta/sw/verif/
252 This commit was manufactured by cvs2svn to create tag 'rel_0_2_beta'. 6540d 11h /t48/tags/rel_0_2_beta/sw/verif/
113 generate two ROM files based on address:
+ 0 - 2047 : 2k internal ROM
+ 2048 - 4095 : 2k external ROM		 arniml 7324d 00h /t48/tags/rel_0_2_beta/sw/verif/
102 update for changes in address space of external memory arniml 7327d 21h /t48/tags/rel_0_2_beta/sw/verif/
99 initial check-in arniml 7327d 21h /t48/tags/rel_0_2_beta/sw/verif/
97 initial check-in arniml 7327d 22h /t48/tags/rel_0_2_beta/sw/verif/
95 check counter inactivity arniml 7328d 19h /t48/tags/rel_0_2_beta/sw/verif/
94 initial check-in arniml 7328d 19h /t48/tags/rel_0_2_beta/sw/verif/
90 intial check-in arniml 7328d 20h /t48/tags/rel_0_2_beta/sw/verif/
89 initial check-in arniml 7342d 17h /t48/tags/rel_0_2_beta/sw/verif/
87 abort gracfullt if memory bank switching does not work arniml 7343d 18h /t48/tags/rel_0_2_beta/sw/verif/
85 initial check-in arniml 7344d 00h /t48/tags/rel_0_2_beta/sw/verif/
57 abort if no interrupt occurs arniml 7359d 14h /t48/tags/rel_0_2_beta/sw/verif/
46 fix test arniml 7367d 14h /t48/tags/rel_0_2_beta/sw/verif/
42 change test values that match better to the test case arniml 7368d 18h /t48/tags/rel_0_2_beta/sw/verif/
39 initial check-in arniml 7370d 21h /t48/tags/rel_0_2_beta/sw/verif/
36 make calculation of expected value more readable arniml 7370d 22h /t48/tags/rel_0_2_beta/sw/verif/
34 fix test wrt AC arniml 7376d 16h /t48/tags/rel_0_2_beta/sw/verif/
25 initial check-in arniml 7377d 15h /t48/tags/rel_0_2_beta/sw/verif/
18 fix constant format arniml 7379d 13h /t48/tags/rel_0_2_beta/sw/verif/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.