OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_3_beta/] [rtl/] - Rev 66

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
66 add temporary workaround for GHDL 0.11 arniml 7393d 18h /t48/tags/rel_0_3_beta/rtl/
65 clean up sensitivity list arniml 7393d 18h /t48/tags/rel_0_3_beta/rtl/
64 + enhance instruction strobe generation
+ rework address output under EA=1 conditions
arniml 7393d 18h /t48/tags/rel_0_3_beta/rtl/
63 reset machine state to MSTATE3 to allow proper instruction fetch
after reset
arniml 7393d 18h /t48/tags/rel_0_3_beta/rtl/
62 initial check-in arniml 7393d 18h /t48/tags/rel_0_3_beta/rtl/
60 + add marker for injected calls
+ suppress intstruction strobes for injected calls
arniml 7396d 15h /t48/tags/rel_0_3_beta/rtl/
59 increment prescaler with MSTATE4 arniml 7396d 15h /t48/tags/rel_0_3_beta/rtl/
54 - add tb_istrobe_s arniml 7397d 16h /t48/tags/rel_0_3_beta/rtl/
53 make istrobe visible through testbench package arniml 7397d 16h /t48/tags/rel_0_3_beta/rtl/
45 remove unused signals arniml 7404d 15h /t48/tags/rel_0_3_beta/rtl/
44 default assignment for aux_carry_o arniml 7404d 16h /t48/tags/rel_0_3_beta/rtl/
43 fix sensitivity list arniml 7405d 16h /t48/tags/rel_0_3_beta/rtl/
40 rework adder and force resource sharing between ADD, INC and DEC arniml 7405d 19h /t48/tags/rel_0_3_beta/rtl/
38 add measures to implement XCHD arniml 7407d 22h /t48/tags/rel_0_3_beta/rtl/
37 add dump_compare support arniml 7407d 22h /t48/tags/rel_0_3_beta/rtl/
32 rename pX_limp to pX_low_imp arniml 7413d 17h /t48/tags/rel_0_3_beta/rtl/
29 take auxiliary carry from direct ALU connection arniml 7414d 15h /t48/tags/rel_0_3_beta/rtl/
28 update wiring for DA support arniml 7414d 15h /t48/tags/rel_0_3_beta/rtl/
27 implemented mnemonic DA arniml 7414d 15h /t48/tags/rel_0_3_beta/rtl/
26 support for DA instruction arniml 7414d 16h /t48/tags/rel_0_3_beta/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.