OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_3_beta/] [sw/] [verif/] - Rev 102

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
102 update for changes in address space of external memory arniml 7380d 17h /t48/tags/rel_0_3_beta/sw/verif/
99 initial check-in arniml 7380d 18h /t48/tags/rel_0_3_beta/sw/verif/
97 initial check-in arniml 7380d 18h /t48/tags/rel_0_3_beta/sw/verif/
95 check counter inactivity arniml 7381d 16h /t48/tags/rel_0_3_beta/sw/verif/
94 initial check-in arniml 7381d 16h /t48/tags/rel_0_3_beta/sw/verif/
90 intial check-in arniml 7381d 17h /t48/tags/rel_0_3_beta/sw/verif/
89 initial check-in arniml 7395d 13h /t48/tags/rel_0_3_beta/sw/verif/
87 abort gracfullt if memory bank switching does not work arniml 7396d 15h /t48/tags/rel_0_3_beta/sw/verif/
85 initial check-in arniml 7396d 20h /t48/tags/rel_0_3_beta/sw/verif/
57 abort if no interrupt occurs arniml 7412d 10h /t48/tags/rel_0_3_beta/sw/verif/
46 fix test arniml 7420d 10h /t48/tags/rel_0_3_beta/sw/verif/
42 change test values that match better to the test case arniml 7421d 14h /t48/tags/rel_0_3_beta/sw/verif/
39 initial check-in arniml 7423d 18h /t48/tags/rel_0_3_beta/sw/verif/
36 make calculation of expected value more readable arniml 7423d 19h /t48/tags/rel_0_3_beta/sw/verif/
34 fix test wrt AC arniml 7429d 12h /t48/tags/rel_0_3_beta/sw/verif/
25 initial check-in arniml 7430d 11h /t48/tags/rel_0_3_beta/sw/verif/
18 fix constant format arniml 7432d 10h /t48/tags/rel_0_3_beta/sw/verif/
17 fix test arniml 7432d 10h /t48/tags/rel_0_3_beta/sw/verif/
14 initial check-in arniml 7433d 10h /t48/tags/rel_0_3_beta/sw/verif/
12 Imported sources arniml 7433d 10h /t48/tags/rel_0_3_beta/sw/verif/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.