URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_4_beta/] [rtl/] [vhdl/] - Rev 129

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
129	cleanup copyright notice	arniml	7333d 11h	/t48/tags/rel_0_4_beta/rtl/vhdl/
128	counter_q is not cleared during reset this would match all different descriptions of the Counter as a) if the software assumes that the Counter is modified during reset, it will initialize the Counter anyhow b) the special case 'Counter not modified during reset' is covered	arniml	7340d 15h	/t48/tags/rel_0_4_beta/rtl/vhdl/
120	Fix bug report: "Program Memory bank can be switched during interrupt" int module emits int_in_progress signal that is used inside the decoder to hold mb low for JMP and CALL during interrupts	arniml	7344d 07h	/t48/tags/rel_0_4_beta/rtl/vhdl/
119	add int_in_progress_o to entity of int module	arniml	7344d 07h	/t48/tags/rel_0_4_beta/rtl/vhdl/
108	Fix for: External Program Memory ignored when EA = 0	arniml	7385d 06h	/t48/tags/rel_0_4_beta/rtl/vhdl/
107	tie EA to '1'	arniml	7385d 06h	/t48/tags/rel_0_4_beta/rtl/vhdl/
106	clean-up use of ea_i	arniml	7385d 06h	/t48/tags/rel_0_4_beta/rtl/vhdl/
101	assert p2_read_p2_o when expander port is read	arniml	7388d 13h	/t48/tags/rel_0_4_beta/rtl/vhdl/
100	reorder data_o generation	arniml	7388d 13h	/t48/tags/rel_0_4_beta/rtl/vhdl/
98	Fix bug "ANL and ORL to P1/P2 read port status instead of port output register"	arniml	7388d 14h	/t48/tags/rel_0_4_beta/rtl/vhdl/
92	work around bug in Quartus II 4.0	arniml	7389d 12h	/t48/tags/rel_0_4_beta/rtl/vhdl/
91	fix edge detector bug for counter	arniml	7389d 12h	/t48/tags/rel_0_4_beta/rtl/vhdl/
86	update notice about expander port instructions	arniml	7404d 16h	/t48/tags/rel_0_4_beta/rtl/vhdl/
78	adjust external timing of BUS	arniml	7410d 11h	/t48/tags/rel_0_4_beta/rtl/vhdl/
77	move from std_logic_arith to numeric_std	arniml	7411d 04h	/t48/tags/rel_0_4_beta/rtl/vhdl/
73	removed dummy_s - workaround not longer needed for GHDL 0.11.1	arniml	7411d 16h	/t48/tags/rel_0_4_beta/rtl/vhdl/
72	removed superfluous signal from sensitivity list	arniml	7411d 16h	/t48/tags/rel_0_4_beta/rtl/vhdl/
66	add temporary workaround for GHDL 0.11	arniml	7417d 09h	/t48/tags/rel_0_4_beta/rtl/vhdl/
65	clean up sensitivity list	arniml	7417d 09h	/t48/tags/rel_0_4_beta/rtl/vhdl/
64	+ enhance instruction strobe generation + rework address output under EA=1 conditions	arniml	7417d 09h	/t48/tags/rel_0_4_beta/rtl/vhdl/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_4_beta/] [rtl/] [vhdl/] - Rev 129

Filtering Options