URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_4_beta/] [sw/] - Rev 102

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
102	update for changes in address space of external memory	arniml	7365d 19h	/t48/tags/rel_0_4_beta/sw/
99	initial check-in	arniml	7365d 19h	/t48/tags/rel_0_4_beta/sw/
97	initial check-in	arniml	7365d 20h	/t48/tags/rel_0_4_beta/sw/
96	select dedicated directorie(s) for regression	arniml	7366d 17h	/t48/tags/rel_0_4_beta/sw/
95	check counter inactivity	arniml	7366d 17h	/t48/tags/rel_0_4_beta/sw/
94	initial check-in	arniml	7366d 17h	/t48/tags/rel_0_4_beta/sw/
90	intial check-in	arniml	7366d 18h	/t48/tags/rel_0_4_beta/sw/
89	initial check-in	arniml	7380d 14h	/t48/tags/rel_0_4_beta/sw/
88	allow memory bank switching during interrupts	arniml	7381d 16h	/t48/tags/rel_0_4_beta/sw/
87	abort gracfullt if memory bank switching does not work	arniml	7381d 16h	/t48/tags/rel_0_4_beta/sw/
85	initial check-in	arniml	7381d 22h	/t48/tags/rel_0_4_beta/sw/
74	enhance pass/fail detection	arniml	7388d 22h	/t48/tags/rel_0_4_beta/sw/
70	clean test cell before make	arniml	7394d 14h	/t48/tags/rel_0_4_beta/sw/
69	fix name of istrobe	arniml	7394d 14h	/t48/tags/rel_0_4_beta/sw/
61	expand script for dump compare	arniml	7396d 11h	/t48/tags/rel_0_4_beta/sw/
58	add periodic interrupt	arniml	7397d 11h	/t48/tags/rel_0_4_beta/sw/
57	abort if no interrupt occurs	arniml	7397d 11h	/t48/tags/rel_0_4_beta/sw/
52	+ fix bug in PSW[3] + read SP properly for dump	arniml	7398d 13h	/t48/tags/rel_0_4_beta/sw/
51	+ implement Port1 and Port2 + connect T0 and T1 + return proper program memory contents	arniml	7398d 13h	/t48/tags/rel_0_4_beta/sw/
49	Imported sources	arniml	7403d 14h	/t48/tags/rel_0_4_beta/sw/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_4_beta/] [sw/] - Rev 102

Filtering Options