URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_5_beta/] [sw/] - Rev 102

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
102	update for changes in address space of external memory	arniml	7395d 10h	/t48/tags/rel_0_5_beta/sw/
99	initial check-in	arniml	7395d 10h	/t48/tags/rel_0_5_beta/sw/
97	initial check-in	arniml	7395d 11h	/t48/tags/rel_0_5_beta/sw/
96	select dedicated directorie(s) for regression	arniml	7396d 08h	/t48/tags/rel_0_5_beta/sw/
95	check counter inactivity	arniml	7396d 08h	/t48/tags/rel_0_5_beta/sw/
94	initial check-in	arniml	7396d 08h	/t48/tags/rel_0_5_beta/sw/
90	intial check-in	arniml	7396d 09h	/t48/tags/rel_0_5_beta/sw/
89	initial check-in	arniml	7410d 05h	/t48/tags/rel_0_5_beta/sw/
88	allow memory bank switching during interrupts	arniml	7411d 07h	/t48/tags/rel_0_5_beta/sw/
87	abort gracfullt if memory bank switching does not work	arniml	7411d 07h	/t48/tags/rel_0_5_beta/sw/
85	initial check-in	arniml	7411d 13h	/t48/tags/rel_0_5_beta/sw/
74	enhance pass/fail detection	arniml	7418d 13h	/t48/tags/rel_0_5_beta/sw/
70	clean test cell before make	arniml	7424d 05h	/t48/tags/rel_0_5_beta/sw/
69	fix name of istrobe	arniml	7424d 05h	/t48/tags/rel_0_5_beta/sw/
61	expand script for dump compare	arniml	7426d 02h	/t48/tags/rel_0_5_beta/sw/
58	add periodic interrupt	arniml	7427d 02h	/t48/tags/rel_0_5_beta/sw/
57	abort if no interrupt occurs	arniml	7427d 02h	/t48/tags/rel_0_5_beta/sw/
52	+ fix bug in PSW[3] + read SP properly for dump	arniml	7428d 04h	/t48/tags/rel_0_5_beta/sw/
51	+ implement Port1 and Port2 + connect T0 and T1 + return proper program memory contents	arniml	7428d 04h	/t48/tags/rel_0_5_beta/sw/
49	Imported sources	arniml	7433d 05h	/t48/tags/rel_0_5_beta/sw/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_5_beta/] [sw/] - Rev 102

Filtering Options