OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_5_beta/] [sw/] [verif/] [black_box/] - Rev 118

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
118 test MB/interrupt behaviour according to bug report
"Program Memory bank can be switched during interrupt"		 arniml 7346d 19h /t48/tags/rel_0_5_beta/sw/verif/black_box/
102 update for changes in address space of external memory arniml 7391d 01h /t48/tags/rel_0_5_beta/sw/verif/black_box/
95 check counter inactivity arniml 7391d 23h /t48/tags/rel_0_5_beta/sw/verif/black_box/
94 initial check-in arniml 7392d 00h /t48/tags/rel_0_5_beta/sw/verif/black_box/
90 intial check-in arniml 7392d 00h /t48/tags/rel_0_5_beta/sw/verif/black_box/
87 abort gracfullt if memory bank switching does not work arniml 7406d 23h /t48/tags/rel_0_5_beta/sw/verif/black_box/
85 initial check-in arniml 7407d 04h /t48/tags/rel_0_5_beta/sw/verif/black_box/
57 abort if no interrupt occurs arniml 7422d 18h /t48/tags/rel_0_5_beta/sw/verif/black_box/
46 fix test arniml 7430d 18h /t48/tags/rel_0_5_beta/sw/verif/black_box/
42 change test values that match better to the test case arniml 7431d 22h /t48/tags/rel_0_5_beta/sw/verif/black_box/
39 initial check-in arniml 7434d 02h /t48/tags/rel_0_5_beta/sw/verif/black_box/
36 make calculation of expected value more readable arniml 7434d 02h /t48/tags/rel_0_5_beta/sw/verif/black_box/
34 fix test wrt AC arniml 7439d 20h /t48/tags/rel_0_5_beta/sw/verif/black_box/
25 initial check-in arniml 7440d 19h /t48/tags/rel_0_5_beta/sw/verif/black_box/
18 fix constant format arniml 7442d 17h /t48/tags/rel_0_5_beta/sw/verif/black_box/
17 fix test arniml 7442d 17h /t48/tags/rel_0_5_beta/sw/verif/black_box/
12 Imported sources arniml 7443d 17h /t48/tags/rel_0_5_beta/sw/verif/black_box/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.