OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_1_beta/] - Rev 203

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
203 * shift assertion of ALE and PROG to xtal3
* correct change of revision 1.8		 arniml 6825d 09h /t48/tags/rel_0_6_1_beta/
202 fix address assignment arniml 6825d 09h /t48/tags/rel_0_6_1_beta/
201 split low impedance markers for P2 arniml 6825d 10h /t48/tags/rel_0_6_1_beta/
200 add check for
tCP: Port Control Setup to PROG'		 arniml 6825d 10h /t48/tags/rel_0_6_1_beta/
199 initial check-in arniml 6825d 10h /t48/tags/rel_0_6_1_beta/
198 fix package dependencies arniml 6825d 14h /t48/tags/rel_0_6_1_beta/
197 preliminary version 0.3 arniml 6826d 17h /t48/tags/rel_0_6_1_beta/
196 update to version 0.3 arniml 6826d 17h /t48/tags/rel_0_6_1_beta/
195 Suppress assertion of bus_read_bus_s when interrupt is pending.
This should fix bug report
"PROBLEM WHEN INT AND JMP"		 arniml 6826d 21h /t48/tags/rel_0_6_1_beta/
194 initial check-in arniml 6826d 21h /t48/tags/rel_0_6_1_beta/
193 iManual arniml 6841d 23h /t48/tags/rel_0_6_1_beta/
192 update list for Wishbone toplevel arniml 6842d 10h /t48/tags/rel_0_6_1_beta/
191 preliminary version 0.2 arniml 6842d 13h /t48/tags/rel_0_6_1_beta/
190 finalize change log for release 0.6 beta arniml 6843d 07h /t48/tags/rel_0_6_1_beta/
189 add bug report
"Target address of JMP and CALL to Program Memory Bank 1 corrupted by interrupt"		 arniml 6874d 09h /t48/tags/rel_0_6_1_beta/
188 move check for int_pending_s into ea_i_='0' branch
this fixes a glitch on PCH when an interrutp occurs
during external program memory fetch		 arniml 6874d 10h /t48/tags/rel_0_6_1_beta/
187 Fix bug reports:
"Target address of JMP to Program Memory Bank 1 corrupted by interrupt"
"Return address of CALL to Program Memory Bank 1 corrupted by interrupt"
int_in_progress_o was active one cycle before int_pending_o is
asserted. this confused the mb multiplexer which determines the state of
the memory bank selection flag		 arniml 6874d 10h /t48/tags/rel_0_6_1_beta/
186 update to version 0.2 arniml 6875d 11h /t48/tags/rel_0_6_1_beta/
185 initial check-in arniml 6880d 09h /t48/tags/rel_0_6_1_beta/
184 initial check-in arniml 6880d 10h /t48/tags/rel_0_6_1_beta/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.