OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_1_beta/] - Rev 212

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
212 add bug reports
"Problem when INT and JMP"
"P2 Port value restored after expander access"
arniml 6817d 22h /t48/tags/rel_0_6_1_beta/
211 wire signals for P2 low impedance marker issue arniml 6818d 21h /t48/tags/rel_0_6_1_beta/
210 entity changes for P2 low impedance marker issue arniml 6818d 22h /t48/tags/rel_0_6_1_beta/
209 entity changes for P2 low impedance issue arniml 6818d 22h /t48/tags/rel_0_6_1_beta/
208 wire signals for P2 low impeddance marker issue arniml 6818d 22h /t48/tags/rel_0_6_1_beta/
207 entity changes for P2 low impedance trigger issue arniml 6818d 22h /t48/tags/rel_0_6_1_beta/
206 * change low impedance markers for P2
separate marker for low and high part
* p2_o output is also registered to prevent combinational
output to pads
arniml 6818d 22h /t48/tags/rel_0_6_1_beta/
205 operate ale_q and int_q with xtal_i after shift of ALE assertion to XTAL3 arniml 6818d 22h /t48/tags/rel_0_6_1_beta/
204 * suppress p2_output_pch_o when p2_output_exp is active
* wire xtal_i to interrupt module
arniml 6818d 22h /t48/tags/rel_0_6_1_beta/
203 * shift assertion of ALE and PROG to xtal3
* correct change of revision 1.8
arniml 6818d 22h /t48/tags/rel_0_6_1_beta/
202 fix address assignment arniml 6818d 22h /t48/tags/rel_0_6_1_beta/
201 split low impedance markers for P2 arniml 6818d 22h /t48/tags/rel_0_6_1_beta/
200 add check for
tCP: Port Control Setup to PROG'
arniml 6818d 22h /t48/tags/rel_0_6_1_beta/
199 initial check-in arniml 6818d 22h /t48/tags/rel_0_6_1_beta/
198 fix package dependencies arniml 6819d 02h /t48/tags/rel_0_6_1_beta/
197 preliminary version 0.3 arniml 6820d 05h /t48/tags/rel_0_6_1_beta/
196 update to version 0.3 arniml 6820d 05h /t48/tags/rel_0_6_1_beta/
195 Suppress assertion of bus_read_bus_s when interrupt is pending.
This should fix bug report
"PROBLEM WHEN INT AND JMP"
arniml 6820d 09h /t48/tags/rel_0_6_1_beta/
194 initial check-in arniml 6820d 09h /t48/tags/rel_0_6_1_beta/
193 iManual arniml 6835d 11h /t48/tags/rel_0_6_1_beta/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.