URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_1_beta/] [rtl/] - Rev 155

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
155	initial check-in	arniml	7165d 21h	/t48/tags/rel_0_6_1_beta/rtl/
153	introduced generic gate_port_input_g forces masking of P1 and P2 input bus	arniml	7166d 19h	/t48/tags/rel_0_6_1_beta/rtl/
150	intruduced hierarchy t8048_notri where all system functionality except bidirectional ports is handled	arniml	7167d 18h	/t48/tags/rel_0_6_1_beta/rtl/
149	update	arniml	7167d 18h	/t48/tags/rel_0_6_1_beta/rtl/
148	initial check-in	arniml	7167d 18h	/t48/tags/rel_0_6_1_beta/rtl/
145	remove PROG and end of XTAL2, see comment for details	arniml	7204d 20h	/t48/tags/rel_0_6_1_beta/rtl/
144	delay db_dir_o by one machine cycle this fixes the timing relation between BUS data and WR'	arniml	7204d 20h	/t48/tags/rel_0_6_1_beta/rtl/
143	Fix bug report: "RD' and WR' not asserted for INS A, BUS and OUTL BUS, A" rd is asserted for INS A, BUS wr is asserted for OUTL BUS, A P1, P2 and BUS are written in first instruction cycle	arniml	7204d 21h	/t48/tags/rel_0_6_1_beta/rtl/
142	deassert rd_q, wr_q and prog_q at end of XTAL3	arniml	7204d 21h	/t48/tags/rel_0_6_1_beta/rtl/
138	Fix for: P1 constantly in push-pull mode in t8048	arniml	7206d 08h	/t48/tags/rel_0_6_1_beta/rtl/
134	Fix bug report: "PSENn Timing" PSEN is now only asserted for the second cycle if explicitely requested by assert_psen_s. The previous implementation asserted PSEN together with RD or WR.	arniml	7248d 16h	/t48/tags/rel_0_6_1_beta/rtl/
129	cleanup copyright notice	arniml	7311d 00h	/t48/tags/rel_0_6_1_beta/rtl/
128	counter_q is not cleared during reset this would match all different descriptions of the Counter as a) if the software assumes that the Counter is modified during reset, it will initialize the Counter anyhow b) the special case 'Counter not modified during reset' is covered	arniml	7318d 04h	/t48/tags/rel_0_6_1_beta/rtl/
120	Fix bug report: "Program Memory bank can be switched during interrupt" int module emits int_in_progress signal that is used inside the decoder to hold mb low for JMP and CALL during interrupts	arniml	7321d 19h	/t48/tags/rel_0_6_1_beta/rtl/
119	add int_in_progress_o to entity of int module	arniml	7321d 19h	/t48/tags/rel_0_6_1_beta/rtl/
108	Fix for: External Program Memory ignored when EA = 0	arniml	7362d 19h	/t48/tags/rel_0_6_1_beta/rtl/
107	tie EA to '1'	arniml	7362d 19h	/t48/tags/rel_0_6_1_beta/rtl/
106	clean-up use of ea_i	arniml	7362d 19h	/t48/tags/rel_0_6_1_beta/rtl/
101	assert p2_read_p2_o when expander port is read	arniml	7366d 02h	/t48/tags/rel_0_6_1_beta/rtl/
100	reorder data_o generation	arniml	7366d 02h	/t48/tags/rel_0_6_1_beta/rtl/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_1_beta/] [rtl/] - Rev 155

Filtering Options