URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_1_beta/] [rtl/] - Rev 208

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
208	wire signals for P2 low impeddance marker issue	arniml	6814d 05h	/t48/tags/rel_0_6_1_beta/rtl/
207	entity changes for P2 low impedance trigger issue	arniml	6814d 05h	/t48/tags/rel_0_6_1_beta/rtl/
206	* change low impedance markers for P2 separate marker for low and high part * p2_o output is also registered to prevent combinational output to pads	arniml	6814d 05h	/t48/tags/rel_0_6_1_beta/rtl/
205	operate ale_q and int_q with xtal_i after shift of ALE assertion to XTAL3	arniml	6814d 05h	/t48/tags/rel_0_6_1_beta/rtl/
204	* suppress p2_output_pch_o when p2_output_exp is active * wire xtal_i to interrupt module	arniml	6814d 05h	/t48/tags/rel_0_6_1_beta/rtl/
203	* shift assertion of ALE and PROG to xtal3 * correct change of revision 1.8	arniml	6814d 05h	/t48/tags/rel_0_6_1_beta/rtl/
195	Suppress assertion of bus_read_bus_s when interrupt is pending. This should fix bug report "PROBLEM WHEN INT AND JMP"	arniml	6815d 16h	/t48/tags/rel_0_6_1_beta/rtl/
188	move check for int_pending_s into ea_i_='0' branch this fixes a glitch on PCH when an interrutp occurs during external program memory fetch	arniml	6863d 05h	/t48/tags/rel_0_6_1_beta/rtl/
187	Fix bug reports: "Target address of JMP to Program Memory Bank 1 corrupted by interrupt" "Return address of CALL to Program Memory Bank 1 corrupted by interrupt" int_in_progress_o was active one cycle before int_pending_o is asserted. this confused the mb multiplexer which determines the state of the memory bank selection flag	arniml	6863d 05h	/t48/tags/rel_0_6_1_beta/rtl/
183	fix missing assignment to outclock	arniml	6869d 09h	/t48/tags/rel_0_6_1_beta/rtl/
180	introduce prefix 't48_' for wb_master entity and configuration	arniml	6957d 16h	/t48/tags/rel_0_6_1_beta/rtl/
179	introduce prefix 't48_' for all packages, entities and configurations	arniml	6957d 16h	/t48/tags/rel_0_6_1_beta/rtl/
178	Move latching of BUS to MSTATE2 -> sample BUS at the end of RD'	arniml	6959d 04h	/t48/tags/rel_0_6_1_beta/rtl/
177	Implement db_dir_o glitch-safe	arniml	6959d 04h	/t48/tags/rel_0_6_1_beta/rtl/
176	Use en_clk_i instead of xtal3_s for generation of external signals. This is required when the core runs with full xtal clock instead of xtal/3 (xtal_div_3_g = 0).	arniml	6959d 04h	/t48/tags/rel_0_6_1_beta/rtl/
174	fix bug report "MSB of Program Counter changed upon PC increment"	arniml	6960d 07h	/t48/tags/rel_0_6_1_beta/rtl/
172	save data from wishbone bus in register bank with wb_ack necessary to hold data from peripheral/memory until it is read by T48	arniml	6989d 04h	/t48/tags/rel_0_6_1_beta/rtl/
171	remove obsolete output stack_high_o	arniml	6990d 04h	/t48/tags/rel_0_6_1_beta/rtl/
169	initial check-in	arniml	6991d 16h	/t48/tags/rel_0_6_1_beta/rtl/
168	change address range of wb_master	arniml	6991d 16h	/t48/tags/rel_0_6_1_beta/rtl/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_1_beta/] [rtl/] - Rev 208

Filtering Options