URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_1_beta/] [sw/] - Rev 87

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
87	abort gracfullt if memory bank switching does not work	arniml	7475d 04h	/t48/tags/rel_0_6_1_beta/sw/
85	initial check-in	arniml	7475d 09h	/t48/tags/rel_0_6_1_beta/sw/
74	enhance pass/fail detection	arniml	7482d 10h	/t48/tags/rel_0_6_1_beta/sw/
70	clean test cell before make	arniml	7488d 02h	/t48/tags/rel_0_6_1_beta/sw/
69	fix name of istrobe	arniml	7488d 02h	/t48/tags/rel_0_6_1_beta/sw/
61	expand script for dump compare	arniml	7489d 23h	/t48/tags/rel_0_6_1_beta/sw/
58	add periodic interrupt	arniml	7490d 23h	/t48/tags/rel_0_6_1_beta/sw/
57	abort if no interrupt occurs	arniml	7490d 23h	/t48/tags/rel_0_6_1_beta/sw/
52	+ fix bug in PSW[3] + read SP properly for dump	arniml	7492d 00h	/t48/tags/rel_0_6_1_beta/sw/
51	+ implement Port1 and Port2 + connect T0 and T1 + return proper program memory contents	arniml	7492d 00h	/t48/tags/rel_0_6_1_beta/sw/
49	Imported sources	arniml	7497d 02h	/t48/tags/rel_0_6_1_beta/sw/
48	update copyright notice	arniml	7497d 02h	/t48/tags/rel_0_6_1_beta/sw/
47	initial check-in	arniml	7497d 02h	/t48/tags/rel_0_6_1_beta/sw/
46	fix test	arniml	7498d 23h	/t48/tags/rel_0_6_1_beta/sw/
42	change test values that match better to the test case	arniml	7500d 03h	/t48/tags/rel_0_6_1_beta/sw/
41	expand PATH	arniml	7500d 03h	/t48/tags/rel_0_6_1_beta/sw/
39	initial check-in	arniml	7502d 07h	/t48/tags/rel_0_6_1_beta/sw/
36	make calculation of expected value more readable	arniml	7502d 08h	/t48/tags/rel_0_6_1_beta/sw/
35	initial check-in	arniml	7505d 01h	/t48/tags/rel_0_6_1_beta/sw/
34	fix test wrt AC	arniml	7508d 01h	/t48/tags/rel_0_6_1_beta/sw/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_1_beta/] [sw/] - Rev 87

Filtering Options