OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_1_beta/] [sw/] [verif/] [black_box/] - Rev 329

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
292 New directory structure. root 5637d 16h /t48/tags/rel_0_6_1_beta/sw/verif/black_box/
256 This commit was manufactured by cvs2svn to create tag 'rel_0_6_1_beta'. 6608d 01h /t48/tags/rel_0_6_1_beta/sw/verif/black_box/
141 disable external memory to avoid conflicts with outl a, bus arniml 7234d 06h /t48/tags/rel_0_6_1_beta/sw/verif/black_box/
125 exclude from dump compare arniml 7347d 14h /t48/tags/rel_0_6_1_beta/sw/verif/black_box/
122 test MB after return from interrupt arniml 7348d 11h /t48/tags/rel_0_6_1_beta/sw/verif/black_box/
118 test MB/interrupt behaviour according to bug report
"Program Memory bank can be switched during interrupt"
arniml 7351d 05h /t48/tags/rel_0_6_1_beta/sw/verif/black_box/
102 update for changes in address space of external memory arniml 7395d 11h /t48/tags/rel_0_6_1_beta/sw/verif/black_box/
95 check counter inactivity arniml 7396d 09h /t48/tags/rel_0_6_1_beta/sw/verif/black_box/
94 initial check-in arniml 7396d 09h /t48/tags/rel_0_6_1_beta/sw/verif/black_box/
90 intial check-in arniml 7396d 10h /t48/tags/rel_0_6_1_beta/sw/verif/black_box/
87 abort gracfullt if memory bank switching does not work arniml 7411d 08h /t48/tags/rel_0_6_1_beta/sw/verif/black_box/
85 initial check-in arniml 7411d 14h /t48/tags/rel_0_6_1_beta/sw/verif/black_box/
57 abort if no interrupt occurs arniml 7427d 04h /t48/tags/rel_0_6_1_beta/sw/verif/black_box/
46 fix test arniml 7435d 04h /t48/tags/rel_0_6_1_beta/sw/verif/black_box/
42 change test values that match better to the test case arniml 7436d 08h /t48/tags/rel_0_6_1_beta/sw/verif/black_box/
39 initial check-in arniml 7438d 11h /t48/tags/rel_0_6_1_beta/sw/verif/black_box/
36 make calculation of expected value more readable arniml 7438d 12h /t48/tags/rel_0_6_1_beta/sw/verif/black_box/
34 fix test wrt AC arniml 7444d 06h /t48/tags/rel_0_6_1_beta/sw/verif/black_box/
25 initial check-in arniml 7445d 05h /t48/tags/rel_0_6_1_beta/sw/verif/black_box/
18 fix constant format arniml 7447d 03h /t48/tags/rel_0_6_1_beta/sw/verif/black_box/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.