OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6__beta/] - Rev 178

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
178 Move latching of BUS to MSTATE2
-> sample BUS at the end of RD'
arniml 6999d 09h /t48/tags/rel_0_6__beta/
177 Implement db_dir_o glitch-safe arniml 6999d 09h /t48/tags/rel_0_6__beta/
176 Use en_clk_i instead of xtal3_s for generation of external signals.
This is required when the core runs with full xtal clock instead
of xtal/3 (xtal_div_3_g = 0).
arniml 6999d 09h /t48/tags/rel_0_6__beta/
175 add bug report
"MSB of Program Counter changed upon PC increment"
arniml 7000d 12h /t48/tags/rel_0_6__beta/
174 fix bug report
"MSB of Program Counter changed upon PC increment"
arniml 7000d 12h /t48/tags/rel_0_6__beta/
173 testcase for bug report
"MSB of Program Counter changed upon PC increment"
arniml 7000d 12h /t48/tags/rel_0_6__beta/
172 save data from wishbone bus in register bank with wb_ack
necessary to hold data from peripheral/memory until it is read by T48
arniml 7029d 09h /t48/tags/rel_0_6__beta/
171 remove obsolete output stack_high_o arniml 7030d 09h /t48/tags/rel_0_6__beta/
170 intermediate update arniml 7031d 15h /t48/tags/rel_0_6__beta/
169 initial check-in arniml 7031d 21h /t48/tags/rel_0_6__beta/
168 change address range of wb_master arniml 7031d 21h /t48/tags/rel_0_6__beta/
167 simplify address range:
- configuration range
- Wishbone range
arniml 7031d 21h /t48/tags/rel_0_6__beta/
166 assign default for state_s arniml 7033d 12h /t48/tags/rel_0_6__beta/
165 add component wb_master.vhd arniml 7034d 11h /t48/tags/rel_0_6__beta/
164 initial check-in arniml 7034d 11h /t48/tags/rel_0_6__beta/
163 add bug
Wrong clock applied to T0
arniml 7035d 11h /t48/tags/rel_0_6__beta/
162 Fix bug report:
"Wrong clock applied to T0"
t0_o is generated inside clock_ctrl with a separate flip-flop running
with xtal_i
arniml 7035d 11h /t48/tags/rel_0_6__beta/
161 fix syntax problem that triggers an error with GHDL 0.18 arniml 7066d 15h /t48/tags/rel_0_6__beta/
160 add others to case statement arniml 7187d 11h /t48/tags/rel_0_6__beta/
159 fix dependencies for tb_t8048_behav_c0 and tb_t8039_behav_c0 arniml 7187d 11h /t48/tags/rel_0_6__beta/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.