URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6__beta/] [rtl/] - Rev 166

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
166	assign default for state_s	arniml	7033d 00h	/t48/tags/rel_0_6__beta/rtl/
165	add component wb_master.vhd	arniml	7033d 23h	/t48/tags/rel_0_6__beta/rtl/
164	initial check-in	arniml	7033d 23h	/t48/tags/rel_0_6__beta/rtl/
162	Fix bug report: "Wrong clock applied to T0" t0_o is generated inside clock_ctrl with a separate flip-flop running with xtal_i	arniml	7034d 23h	/t48/tags/rel_0_6__beta/rtl/
161	fix syntax problem that triggers an error with GHDL 0.18	arniml	7066d 03h	/t48/tags/rel_0_6__beta/rtl/
157	removed obsolete constant	arniml	7186d 23h	/t48/tags/rel_0_6__beta/rtl/
156	added hierarchy t8039_notri	arniml	7187d 00h	/t48/tags/rel_0_6__beta/rtl/
155	initial check-in	arniml	7187d 00h	/t48/tags/rel_0_6__beta/rtl/
153	introduced generic gate_port_input_g forces masking of P1 and P2 input bus	arniml	7187d 21h	/t48/tags/rel_0_6__beta/rtl/
150	intruduced hierarchy t8048_notri where all system functionality except bidirectional ports is handled	arniml	7188d 20h	/t48/tags/rel_0_6__beta/rtl/
149	update	arniml	7188d 20h	/t48/tags/rel_0_6__beta/rtl/
148	initial check-in	arniml	7188d 20h	/t48/tags/rel_0_6__beta/rtl/
145	remove PROG and end of XTAL2, see comment for details	arniml	7225d 23h	/t48/tags/rel_0_6__beta/rtl/
144	delay db_dir_o by one machine cycle this fixes the timing relation between BUS data and WR'	arniml	7225d 23h	/t48/tags/rel_0_6__beta/rtl/
143	Fix bug report: "RD' and WR' not asserted for INS A, BUS and OUTL BUS, A" rd is asserted for INS A, BUS wr is asserted for OUTL BUS, A P1, P2 and BUS are written in first instruction cycle	arniml	7226d 00h	/t48/tags/rel_0_6__beta/rtl/
142	deassert rd_q, wr_q and prog_q at end of XTAL3	arniml	7226d 00h	/t48/tags/rel_0_6__beta/rtl/
138	Fix for: P1 constantly in push-pull mode in t8048	arniml	7227d 10h	/t48/tags/rel_0_6__beta/rtl/
134	Fix bug report: "PSENn Timing" PSEN is now only asserted for the second cycle if explicitely requested by assert_psen_s. The previous implementation asserted PSEN together with RD or WR.	arniml	7269d 19h	/t48/tags/rel_0_6__beta/rtl/
129	cleanup copyright notice	arniml	7332d 02h	/t48/tags/rel_0_6__beta/rtl/
128	counter_q is not cleared during reset this would match all different descriptions of the Counter as a) if the software assumes that the Counter is modified during reset, it will initialize the Counter anyhow b) the special case 'Counter not modified during reset' is covered	arniml	7339d 06h	/t48/tags/rel_0_6__beta/rtl/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6__beta/] [rtl/] - Rev 166

Filtering Options