OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6__beta/] [sw/] - Rev 124

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
124 fix wrong handling of MB after return from interrupt arniml 7375d 15h /t48/tags/rel_0_6__beta/sw/
123 support hex file for external ROM arniml 7375d 15h /t48/tags/rel_0_6__beta/sw/
122 test MB after return from interrupt arniml 7375d 15h /t48/tags/rel_0_6__beta/sw/
118 test MB/interrupt behaviour according to bug report
"Program Memory bank can be switched during interrupt"		 arniml 7378d 08h /t48/tags/rel_0_6__beta/sw/
113 generate two ROM files based on address:
+ 0 - 2047 : 2k internal ROM
+ 2048 - 4095 : 2k external ROM		 arniml 7418d 18h /t48/tags/rel_0_6__beta/sw/
104 add white_box directory to test suite arniml 7422d 15h /t48/tags/rel_0_6__beta/sw/
102 update for changes in address space of external memory arniml 7422d 15h /t48/tags/rel_0_6__beta/sw/
99 initial check-in arniml 7422d 15h /t48/tags/rel_0_6__beta/sw/
97 initial check-in arniml 7422d 16h /t48/tags/rel_0_6__beta/sw/
96 select dedicated directorie(s) for regression arniml 7423d 13h /t48/tags/rel_0_6__beta/sw/
95 check counter inactivity arniml 7423d 13h /t48/tags/rel_0_6__beta/sw/
94 initial check-in arniml 7423d 13h /t48/tags/rel_0_6__beta/sw/
90 intial check-in arniml 7423d 14h /t48/tags/rel_0_6__beta/sw/
89 initial check-in arniml 7437d 10h /t48/tags/rel_0_6__beta/sw/
88 allow memory bank switching during interrupts arniml 7438d 12h /t48/tags/rel_0_6__beta/sw/
87 abort gracfullt if memory bank switching does not work arniml 7438d 12h /t48/tags/rel_0_6__beta/sw/
85 initial check-in arniml 7438d 18h /t48/tags/rel_0_6__beta/sw/
74 enhance pass/fail detection arniml 7445d 18h /t48/tags/rel_0_6__beta/sw/
70 clean test cell before make arniml 7451d 10h /t48/tags/rel_0_6__beta/sw/
69 fix name of istrobe arniml 7451d 10h /t48/tags/rel_0_6__beta/sw/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.