OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_beta/] [sw/] - Rev 104

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
104 add white_box directory to test suite arniml 7385d 23h /t48/tags/rel_0_6_beta/sw/
102 update for changes in address space of external memory arniml 7385d 23h /t48/tags/rel_0_6_beta/sw/
99 initial check-in arniml 7385d 23h /t48/tags/rel_0_6_beta/sw/
97 initial check-in arniml 7386d 00h /t48/tags/rel_0_6_beta/sw/
96 select dedicated directorie(s) for regression arniml 7386d 21h /t48/tags/rel_0_6_beta/sw/
95 check counter inactivity arniml 7386d 21h /t48/tags/rel_0_6_beta/sw/
94 initial check-in arniml 7386d 21h /t48/tags/rel_0_6_beta/sw/
90 intial check-in arniml 7386d 22h /t48/tags/rel_0_6_beta/sw/
89 initial check-in arniml 7400d 18h /t48/tags/rel_0_6_beta/sw/
88 allow memory bank switching during interrupts arniml 7401d 20h /t48/tags/rel_0_6_beta/sw/
87 abort gracfullt if memory bank switching does not work arniml 7401d 20h /t48/tags/rel_0_6_beta/sw/
85 initial check-in arniml 7402d 02h /t48/tags/rel_0_6_beta/sw/
74 enhance pass/fail detection arniml 7409d 02h /t48/tags/rel_0_6_beta/sw/
70 clean test cell before make arniml 7414d 19h /t48/tags/rel_0_6_beta/sw/
69 fix name of istrobe arniml 7414d 19h /t48/tags/rel_0_6_beta/sw/
61 expand script for dump compare arniml 7416d 15h /t48/tags/rel_0_6_beta/sw/
58 add periodic interrupt arniml 7417d 16h /t48/tags/rel_0_6_beta/sw/
57 abort if no interrupt occurs arniml 7417d 16h /t48/tags/rel_0_6_beta/sw/
52 + fix bug in PSW[3]
+ read SP properly for dump
arniml 7418d 17h /t48/tags/rel_0_6_beta/sw/
51 + implement Port1 and Port2
+ connect T0 and T1
+ return proper program memory contents
arniml 7418d 17h /t48/tags/rel_0_6_beta/sw/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.